Low Power 3D Serial TSV Link for High Bandwidth Cross-Chip Communication

3D-ICs based on TSV technology provide high bandwidth inter-chip connections. The drawback is that most of the existing TSVs consume a large amount of silicon real estate. We present circuit-level design and analysis of area efficient, low power, high-data-rate 3D serial TSV links. A design space exploration is performed and trade-offs in terms of area, power and performance are presented. Circuit simulations of RC-extracted layouts in 40nm CMOS-technology reveals that 8:1 serialization efficiently balances area consumption and energy efficiency. Using 10μm-diameter TSV technology, an 8Gb/s serial link consumes only 84fJ/bit with 10X area reduction over 8b parallel bus.


Published in:
Proceedings of the 51st ACM/EDAC/IEEE Design Automation Conference (DAC)
Presented at:
51st ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, California, USA, June 2-6, 2014
Year:
2014
Laboratories:




 Record created 2014-04-08, last modified 2018-09-13

n/a:
Download fulltext
PDF

Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)