Conference paper

A ReRAM-Based Non-Volatile Flip-Flop with Sub-V-T Read and CMOS Voltage-Compatible Write

The total power budget of Ultra-Low Power (ULP) VLSI Systems-on-Chip (SoCs) is often dominated by the leakage power of embedded memories and pipeline registers, which typically cannot be power-gated during sleep periods as they need to retain data and program state, respectively. On the one hand, supply voltage scaling down to the near-threshold (near-V-T) or even to the sub-threshold (sub-V-T) domain is a commonly used, efficient technique to reduce both leakage power and active en- ergy dissipation. On the other hand, emerging CMOS-compatible device technologies such as Resistive Memories (ReRAMs) enable non-volatile, on-chip data storage and zero-leakage sleep periods. For the first time, we present a ReRAM-based non-volatile flip- flop which is optimized for sub-V-T operation. Writing to the ReRAM devices works with a CMOS-compatible supply voltage. Thanks to near-V-T and sub-V-T operation and as compared to the write energy, which depends on the ReRAM technology, the read consumes only 5.4% of the total read+write energy. Monte Carlo simulations accounting for parametric variations in both the MOS transistors and the ReRAM devices confirm reliable data restore operation from the ReRAM devices at a sub-V-T voltage as low as 400mV, and a standard deviation of up to 5% of the nominal value of the ReRAM resistance.


  • There is no available fulltext. Please contact the lab or the authors.

Related material