Cooperative Shared Memory: Software and Hardware for Scalable Multiprocessors

We believe the absence of massively-parallel, shared-memory machines follows from the lack of a shared-memory programming performance model that can inform programmers of the cost of operations (so they can avoid expensive ones) and can tell hardware designers which cases are common (so they can build simple hardware to optimize them). Cooperative shared memory, our approach to shared-memory design, addresses this problem. Our initial implementation of cooperative shared memory uses a simple programming model, called Check-In / Check-Out (CICO), in conjunction with even simpler hardware, called Dir1SW is a minimal director protocol that adds little complexity to message-passing hardware, but efficiently supports programs written within the CICO model.


Published in:
Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 262-273
Year:
1992
Publisher:
ACM
Note:
UW TR 1096
Laboratories:




 Record created 2013-12-23, last modified 2018-01-28

External link:
Download fulltext
URL
Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)