Downscaling and Short Channel Effects in Twin Gate Junctionless Vertical Slit FETs

we present the performance constraints in the design of ultra-thin body Junctionless Vertical Slit Field Effect Transistor (JL VeSFET). A design space that take into account the intrinsic off-current, the sub-threshold swing and the drain induced barrier lowering is investigated with respect to key technological parameters, namely, the doping level in the channel, the minimum slit width, and the effective radius of the slit. This work could serve as a guideline for technology optimization, design and scaling of JL VeSFETs.


Published in:
International Journal of Microelectronics and Computer Science, 4, 3, 103-109
Year:
2013
Keywords:
Laboratories:




 Record created 2013-10-18, last modified 2018-01-28

External link:
Download fulltext
Postprint
Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)