Multi-clock domain optimization for reconfigurable architectures in high-level dataflow applications


Presented at:
Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, CA, USA, 3-6 November, 2013
Year:
2013
Laboratories:




 Record created 2013-10-02, last modified 2018-03-17


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)