Partitioning and Optimization of high level Stream applications for Multi Clock Domain Architectures


Published in:
2013 IEEE Workshop on
Presented at:
Signal Processing Systems (SiPS), Taipei, Taiwan, 16-18 October, 2013
Year:
2013
Publisher:
IEEE
Laboratories:




 Record created 2013-10-02, last modified 2018-01-28


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)