Dataflow Program Analysis and Refactoring Techniques for Design Space Exploration: MPEG-4 AVC/H.264 Decoder Implementation Case Study

Ab Al-Hadi Ab Rahman, Simone Casale Brunet, Claudio Alberti, Marco Mattavelli
{alhadi.abrahman, simone.casalebrunet, claudio.alberti, marco.mattavelli}@epfl.ch
SCI-STI-MM, École Polytechnique Fédérale de Lausanne, Switzerland

Abstract—This paper presents a methodology to perform design space exploration of complex signal processing systems implemented using the CAL dataflow language. In the course of space exploration, critical path in dataflow programs is first presented, and then analyzed using a new strategy for computational load reduction. These techniques, together with detecting design bottlenecks, point to the most efficient optimization directions in a complex network. Following these analysis, several new refactoring techniques are introduced and applied on the dataflow program in order to obtain feasible design points in the exploration space. For a MPEG-4 AVC/H.264 decoder software and hardware implementation, the multi-dimensional space can be explored effectively for throughput, resource, and frequency, with real-time decoding range from QCIF to HD resolutions.

I. INTRODUCTION

High level dataflow representations have proven to be good candidates for the design and implementation of heterogeneous stream applications. Their main properties are: 1) highly analyzable 2) platform independent 3) explicitly expose the potential algorithmic parallelism. Among several approaches to dataflow representations are based on the concept of actors [1]. In this work, a formal language called RVC-CAL is used that is based on such concept. The Model of Computation (MoC) follows the so-called Dataflow Process Network (DPN) [2], where actors contain states, execute atomic actions, and communicate to each other by sending data tokens through unidirectional FIFO channels. Using the ORCC framework [3], designs using the RVC-CAL language can be simulated at high-level, and synthesized to low-level C and HDL code for implementation [4], [5]. Moreover within ORCC, it is also possible to perform software/hardware (SW/HW) design space co-exploration and optimization. This is performed by the TURNUS framework [6].

One of the key features of TURNUS is the ability to perform dataflow program analysis to detect system bottleneck. Using this information, optimizations on the dataflow program can be performed in order to improve system performance: this is termed refactoring of RVC-CAL programs. Essentially, it consists of a methodology aiming at modifying the architecture of actors or actions such that an improvement versus an objective function is achieved. For example, replicating an action to a new actor allows a higher degree of data parallelism, whereas partitioning an action presenting the longest combinatorial path enables a design to operate at a higher frequency. For programs with memory access, changing the way by which read or write access are made in the dataflow program such that less bandwidth is required is also considered refactoring. The appropriate combinations of the refactoring techniques enable effective design space exploration, such as described in [7]. In addition to such already explored possibilities, this work presents several new approaches to refactoring using an extended dataflow program analysis based on computational load reduction strategy. Moreover, the design space of the most complex signal processing systems developed so far, the MPEG-4 AVC/H.264 decoder, can be explored effectively and systematically, whereby as shown in this work, an overall throughput of up to real-time HD720p can be achieved by appropriate SW and HW partitioning.

II. DATAFLOW PROGRAMMING AND CO-DESIGN WITH RVC-CAL

A dataflow program in this work is defined as a directed graph in which nodes represent computational units (called actors), while edges represent connections between actors used to communicate sequences of data packets (tokens). Individual actors encapsulate their own state, and thus do not share memory with one another. Instead, actors communicate with each other exclusively by sending and receiving tokens along the channels connecting them. The execution of actors is performed by a sequence of discrete computational steps, called firings. In each such step, an actor may consume a finite number of input tokens, produce a finite number of output tokens, and modify its internal state, if it has any. The behavior of a DPN actor is specified as a pair of firing rule and firing function. The firing rule determines when the actor may fire, by describing the input sequences and actor state that need to be present for the actor to be able to make a step, i.e. for it to be enabled. The firing function determines for each input a sequence/state combination for which the actor is enabled according to the firing rule, the output tokens produced in that step and, if applicable, the new actor state. The formal language that directly captures the description of DPN actors is called the CAL actor language [8]. Within the MPEG Reconfigurable Media Coding (RMC) standards ISO/IEC 23001-4 and 23002-4, a subset of the more general CAL language, called RVC-CAL, has been standardized by ISO/IEC MPEG [9].

The work in [10] presents a methodology and associated design flow for performing SW/HW co-design, with the steps shown in Fig. 1. In the first stage, the application and its architecture are defined using the platform-agnostic CAL dataflow language. The implementation is then functionally verified,
and program profiling can also be performed to discover bottlenecks early in the design process (i.e. by TURNUS). In stage 3, the design can be mapped and explored for various SW/HW platform partitioning, while in stage 4, the relevant system partitioning can be synthesized to C/C++ and/or HDL for implementation. Using the associated compilers to generate executable code for SW, and binary bitstream code for HW in the final step, the heterogeneous platforms can then be interconnected with the relevant interfaces. Note that the final implementation performance can be further improved by dataflow program refactoring and optimizations in the application and architecture definition in stage 1.

III. THE MPEG-4 AVC/H.264 DECODER

The MPEG-4 AVC/H.264 codec is a video compression technology, jointly developed by the ITU-T Video Coding Experts Group (VCEG) and the ISO Motion Picture Experts Group (MPEG). It is currently the most commonly used format for recoding, compression, and distribution of HD video. The standard has been around since 2003, but will soon be succeeded by the High Efficiency Video Coding (HEVC) standard. Compared to the previous MPEG-4 Part 2 Visual standard, it provides a significantly better compression at the cost of nearly 2x higher complexity. In large part, this is due to the adoption of many new technologies such as variable block size motion estimation and compensation, intra-frame prediction, integer transforms, etc. Meanwhile, in order to promote design flexibility, reusability, and modularity, the Reconfigurable Video Coding (RVC) standard [11] was developed within the ISO/MPEG. The standard, which uses the RVC-CAL dataflow language, enables specifying new codecs by assembling blocks from a standard Video Tool Library (VTL), and then allows automatic synthesis of the codecs to various implementation languages.

The MPEG-4 AVC/H.264 Constrained Baseline Profile (CBP) decoder for the RVC standard was proposed in [12] with the simplified view of the top level network given in Fig. 2. The design however, was only verified for functional simulation. In the present work, this version of the decoder has been modified to be fully synthesizable to both software (SW) and hardware (HW). With this, a throughput of 48 QCIF fps @28.7MHz on Xilinx Virtex-5 FPGA and 59 QCIF fps on a general purpose computer with Intel i7 2.3 GHz CPU are obtained, as illustrated in Table I. The throughput of the parser implemented on SW, measured for the output rate of the y-branch residual output, shows that it can already achieve real-time HD throughput requirement. However, the main decoding parts (Decoder_Y and Decoder_U/V) need to be optimized further in order to reach the frame rate requirement. These two components will be implemented on HW due to its high potential for parallelism.

IV. DATAFLOW PROGRAM ANALYSIS

The following presents the methodology adopted by TURNUS to analyze dataflow programs, and the profiling results for the MPEG-4 AVC/H.264 decoder case study.

A. Functional simulation and profiling

The very first step in dataflow program analysis is to perform a functional simulation of the high-level dataflow application. At this level, a functional application validation is performed in a completely architecture independent environment. Moreover, an exhaustive analysis of the design is performed leading to defining its basic structure and complexity [13]. This initial analysis allows the evaluation of system bottlenecks and the outlining of potential unexploited parallelism [14]. In literature, several different ways have been proposed to measure the complexity of the building blocks of an algorithm and of their execution. Two main axes are typically used: a) the computational load b) the data-transfers and storage load. This analysis can be thoroughly performed in the context of the CAL dataflow language due to its fundamental properties illustrated in Section II. The result from measuring algorithm/application complexity is the construction of the execution trace, which is explained in the following.

1) Execution trace: All the executed actions with their dependencies need to be stored during functional simulation. Such data set fully describes the program behavior. As given in [13], the causation trace (or simply trace) is a multi directed
TABLE I. PERFORMANCE SUMMARY OF THE INITIAL DESIGN OF THE MPEG-4 AVC/H.264 DECODER, IMPLEMENTED ON XILINX VIRTEX-5 FPGA, AND EXECUTED ON A GENERAL PURPOSE COMPUTER WITH INTEL I7 2.3 GHZ CPU.

<table>
<thead>
<tr>
<th>Platform</th>
<th>Component</th>
<th>$F_{max}$ (MHz)</th>
<th>Throughput</th>
<th>Mean</th>
<th>BRAM</th>
<th>DSP48</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardware/</td>
<td>Full decoder</td>
<td>23.7</td>
<td>24</td>
<td>446835</td>
<td>189</td>
<td>64</td>
</tr>
<tr>
<td>FPGA</td>
<td>Decoder_Y</td>
<td>56.1</td>
<td>87</td>
<td>71097</td>
<td>77</td>
<td>62</td>
</tr>
<tr>
<td>Decoder_U/V</td>
<td>Parser</td>
<td>79.2</td>
<td>911</td>
<td>31205</td>
<td>79</td>
<td>62</td>
</tr>
<tr>
<td>Software/</td>
<td>Full decoder</td>
<td>2300</td>
<td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CPU</td>
<td>Parser</td>
<td>2300</td>
<td>2327</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

acyclic graph $G(V, E)$. Each single firing of an action $\tau \in T$ is represented by a node $v_i \in V$. Thus, the set $V^\tau \subseteq V$ contains all the firings of the action $\tau$. Moreover, each single dependence between two fired actions is represented by a directed arc $\alpha_{ij} \equiv (v_i, v_j) \in E$. The latter defines an execution order $v_i \prec v_j$ meaning that the execution of $v_j$ depends on the execution of $v_i$; it follows that $V$ can be considered as a partially ordered set of executed actions. Indeed constructing a consistent dependencies set $E$ is fundamental in order to define constraints on the execution order between any couple of fired actions describing a platform-independent design behavior.

2) Weighted execution trace: The trace can be extended to a weighted execution trace, where the weights $w_{u_k}$ and $w_{v_k,j}$ are defined to each executed action $u_k \in V$ and dependence $e_{i,j} \in E$ according to the architecture model where each actor is supposed to be mapped. Weights can be estimated with two different levels of abstraction and accuracy: a) abstract profiling counts how often a set of basic operators (arithmetic-logic operation, flow control, memory access) are used during each step; b) platform-specific profiling extracts information from an HDL simulation tool for HW implementations or by using standard SW profiling tools.

Once weights have been evaluated, the total computational load of an action $\tau$ is defined as:

$$cl_\tau = \sum\{w_{v_i}|v_i \in V^\tau\}$$  \hspace{1cm} (1)

Likewise, the computational load of an actor $a \in A$ is defined as:

$$cl_a = \sum\{cl_\tau|\tau_i \in T_a\}$$  \hspace{1cm} (2)

And finally, the overall computational load of the actors set $A$ is defined as:

$$cl_A = \sum\{cl_a|a_i \in A\}$$  \hspace{1cm} (3)

B. Critical path analysis and evaluation

As illustrated in [15], the first metric for highlighting the most complex algorithmic part of the design is provided by the Critical Path (CP) Analysis. The CP defines the longest weighted path of the causation trace and can be evaluated with a linear time algorithm. The steps along this path are defined as the critical steps $V_C$ and critical actions or actors accordingly. In this direction, TURNUS has been used to evaluate the CP of the design case under study. Table II shows the top 5 critical actors (i.e. that contributes the most to this path) with the corresponding number of critical execution and dependencies. The analysis has been performed for 5 frames of Foreman QCIF video sequence. With this configuration the steps set size is $|V| = 5251653$ and number of critical executions is $|V_{CP}| = 553238$. The most critical actor is found to be the half_quarter_interpolation with almost 70% on the CP executions, followed by the picture_buffer_y with roughly 23%.

C. Computational load reduction

CP analysis only provides a list of actions and actors that are in the longest path of the design; here, the analysis is extended to determine the impact of reducing the computational load of an action or a group of actions on the overall design performance, i.e. the reduction in $\Delta$CP that could be obtained by reducing the computational load of $\tau_k$.

The computational load ratio of an action $\tau$ is defined by:

$$\ell_\tau = \frac{cl_\tau}{cl_\tau^0}$$  \hspace{1cm} (4)

where $cl_\tau$ and $cl_\tau^0$ represent respectively the current and the initial computational load values. Hence, the computational load reduction ratio can be simply defined as $\Delta cl_\tau = 1 - \ell_\tau$. The problem is then to find a configuration $\ell_{\tau CP} = \{\ell_\tau|\tau \in T_{CP}\}$.

For this purpose, the Logical Zeroing algorithm is used, proposed in [16]. This method is based on an iterative heuristic algorithm where the most critical action $\tau_k$ is computed and its computational load is neglected at each step $k$. For every executed action $v_i^k$, the weight $w_{v_i^k}$ is reduced by the factor $\alpha < 1$ which is found using a binary search algorithm on the CP while maintaining $\tau_k$ as the most critical action.

The Logical Zeroing algorithm for analyzing the impact of computational load reductions has been applied on the design case study. Fig. 3 shows the graph of CP reduction for 400
interpolation

getpixval

interpolation

Y

Y

buffer

interpolation

decimal

interpolation

quarter

quarter

quarter

buffer

interpolation

Done 30.0

Critical Path Logical Zeroing

Critical Path Reduction [%]


table III. Logical Zeroing Results for Intermediate Version of Decoder_Y Component, with the Required Computational Load Reduction for a Given Actor and Action.

<table>
<thead>
<tr>
<th>Actor</th>
<th>Action</th>
<th>Required CL reduction (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>half_quarter_interpolation_</td>
<td>getpixval_done</td>
<td>30.0</td>
</tr>
<tr>
<td>launch1</td>
<td>half_quarter_interpolation_</td>
<td>30.0</td>
</tr>
<tr>
<td>launch3</td>
<td>half_quarter_interpolation_</td>
<td>28.5</td>
</tr>
<tr>
<td>launch2</td>
<td>half_quarter_interpolation_</td>
<td>15.5</td>
</tr>
<tr>
<td>half_quarter_interpolation_</td>
<td>getpixval_quarter</td>
<td>9.8</td>
</tr>
<tr>
<td>launch1</td>
<td>half_quarter_interpolation_</td>
<td>9.8</td>
</tr>
</tbody>
</table>

The analysis above is compared to actual refactoring results and implementation performance obtained on hardware. It is found that the analysis is surprisingly accurate. When the actors half_quarter_interpolation_launchx (for x = {1, 2, 3}) are refactored by improving the average latency by 22%, an overall 15% latency reduction is observed for the top-level Decoder_Y. This agrees with the analysis that on average, 23% computational load reduction is required for the actors in order to obtain the same (15%) CP length reduction.

V. DATAFLOW PROGRAM REFACTORING TECHNIQUES

The following presents refactoring techniques, applied on dataflow programs, such that 1) system latency is reduced and 2) maximum operating frequency is increased. It should be noted that the former technique is performed semi-automatically since it involves major modification to the design architecture, and the latter is being performed fully automatically since the method is applicable to the analyzable part of the design.

A. Refactoring for reducing system latency

1) Data and task parallelism: Hardware platforms, such as FPGAs are designed to implement designs that could exhibit very large number of parallel computing nodes. The idea behind data and task parallelism is to exploit as many of these parallel computing nodes as possible, so that lower design latency is obtained, and hence higher system throughput (at the cost of higher computing resource). The following presents the application of data and task parallelism in the case of the highest ranked critical actor given by TURNUS - the half_quarter_interpolation.

Fig. 4 shows how data and task parallelism can be exploited for this actor. In data parallelism (a), the video blocks (i.e. data) are sent in an alternate fashion from the picture_buffer to the half_quarter_interpolation using several (M) dedicated channels. Using this approach, M similar tasks are executed concurrently, where the task (half_quarter_interpolation) is replicated M times. The input data (from picture_buffer) is partitioned accordingly by block and sent to each of the replicated task. In this case, the blocks vary in size with dimension W × H ∈ (4 × 4, 8 × 8, 16 × 8, 16 × 16).

On the other hand, in task parallelism (b), a given task is executed in a concurrent fashion, where the task (half_quarter_interpolation) is partitioned across several (N) parallel subtasks. Each subtask performs a different set of operations, which typically requires the final merging of results as shown by the interconnection between f_{MN} and g_{MN}.

The estimated latency reduction for both data and task parallelism is as follows, based on the example above. Given B video blocks to be processed by the task (half_quarter_interpolation), the estimated latency for serial implementation is simply given by:

\[ L = \sum_{b=0}^{B} (t_r^b + t_p^b + t_s^b) \]  

(5)
where \( t_{r}, t_{p}, \) and \( t_{b} \) are the latency to receive, process, and send a single block \( b \in B \). By implementing data parallelism with several \((M)\) replicated tasks, the latency is taken as the last instance to finish executing all of its given blocks, i.e. \( \max(L_{1}, \ldots, L_{M}) \), where \( L_{m}, m \in M \) is the estimated latency of instance \( m \) to process all its blocks \( B/M \), i.e.

\[
L_{m} = \sum_{n=0}^{B/M} (t_{r}^{Mb+m} + t_{p}^{Mb+m} + t_{b}^{Mb+m})
\]  

(6)

The superscript \( Mb + m \) refers to a specific block for an instantiated task that depends on the number of instantiated tasks \( M \), the current block \( b \), and the instance sequence \( m \). The latency reduction is therefore, \( L - \max(L_{1}, \ldots, L_{M}) \), where it is expected that \( L_{m} < L \). For example with \( M = 2 \), the instance \( m = 1 \) and \( m = 2 \) respectively process all odd and even numbered blocks.

The estimated latency reduction for task parallelism is as follows. Given a block \( b \in B \) that is to be processed by a single instance of the task \((\text{half quarter interpolation})\), the latency for serial implementation is given by:

\[
L = t_{b_{1}} + t_{b_{2}} + \ldots + t_{b_{N}}
\]

(7)

where \( t_{b_{1}}, \ldots, t_{b_{N}} \) are the composition of latencies for processing block \( b \) with \( N \) sequential subtasks. By performing the \( N \) subtasks in parallel with the merge task in instance \( n = 1 \), the new latency is reduced to:

\[
L' = t_{b_{1}}' + t_{b_{2}}' + \ldots + t_{b_{N}}'
\]

(8)

The superscript \( r \) refers to the latency to receive the results from subtask \( n \in N \), where it is expected that \( t_{b_{n}}' < t_{b_{n}} \) due to the parallel pre-computations. The latency reduction is therefore, \( L - L' = (t_{b_{1}} + \ldots + t_{b_{N}}) - (t_{b_{1}}' + \ldots + t_{b_{N}}') \).

It should be noted that this task and parallelism technique is applicable to any actor specification, but most effective for complex actors with large number of computational elements, and are frequently being fired. In the design case study, this technique is applied to two additional actors: the \textit{blocks reorder} and the \textit{deblocking filter}.

2) Reducing number of access to memory: System latency can also be improved by reducing its total number of access to memory. One of the techniques to reduce memory access for dataflow programs is the \textit{data-packing} technique, which had been introduced in [7]. It aims to reduce memory access by merging data tokens before a write access. Here, the estimated latency reduction of this operation is derived as follows for the case of merging \( N \) bytes before a write access in a single macroblock. Let \( t_{r} \) be the latency to receive one token and \( t_{e} \) the latency to write a token to memory, both in terms of clock cycles per byte. In the implementation without \textit{data-packing}, the total latency to write one macroblock to memory is \( L = (t_{r} + t_{e}) \times MBSZ \) where \( MBSZ \) is the size of one macroblock in terms of bytes. In the implementation with \textit{data-packing}, it would take \( N \times t_{r} \) clock cycles to receive \( N \) tokens and merge, and \( t_{e} \) clock cycles to write the \( N \)-bit word into memory. However, since the action takes \( N \) bytes per firing, the number of firing is now \( MBSZ/N \). Therefore, the new latency is \( L' = (N \times t_{r} + t_{e}) \times (MBSZ/N) \). The potential reduction in latency per macroblock is given by:

\[
L - L' = \frac{N-1}{N} \times t_{e} \times MBSZ
\]

(9)

It should be noted as well that the data-packing technique can also be implemented on another critical actor, the \textit{blocks reorder}.

Another technique to reduce the number of access to memory is by removing any unnecessary intermediate access. This technique is typically called the \textit{redundancy-elimination} technique. This is particularly useful for actors that require sending output results after processing. In several original implementation of the critical actors in the design case study, the processing results after action firing is stored in a temporary buffer, and later sent serially by another action. The reduction in latency can be obtained by simply sending the results directly after processing, \textit{without} storing them into intermediate buffers. The following presents a specific technique in the case of the \textit{picture buffer} actor.

Fig. 5 shows actions (oval) and their transitions (arrow) in the original \((a)\) and the improved \((b)\) implementation of sending reference frame in the \textit{picture buffer} actor. In the original implementation, the action extractBlock simply extracts the required block from the picture, and stores it in a temporary buffer. The following action sendBlock sends the extracted block from the buffer until all pixels in the block have been sent. Here, there is a redundant memory access when extracting the block, when in fact, the block can be sent directly \textit{during} extraction. The new implementation first gets the size of the block and its position relative to the picture. The action GetLineY gets the current \( Y \) position from the picture and the action sendLineY directly extracts and sends the line to the output. Since the blocks are sent directly during extraction, the latency to store and load data to and from an intermediate memory is eliminated. This is a memory access reduction of \( 2 \times ((W+5) \times (H+5)) \) per block for a block size of \( W \times H \). Note the additional “\( S \)” term during extraction, which is due to the block that requires an offset by \( 5 \) pixels for interpolation.

Similar technique can also be applied to the \textit{deblocking filter} actor, where essentially, the filtering result is sent to the output directly without using an intermediate storage buffer.

B. Refactoring for increasing operating frequency

System throughput can also be improved by increasing its operating frequency. This is typically performed with circuit pipelining whereby a computational element is partitioned into several smaller computational elements, separated by some memory buffers. For dataflow programs, the work in [17] presents a technique to automatically refactor single-action actors into multi-actors pipeline implementation with optimization for pipeline resources. In this work, the pipeline synthesis and optimization tool is applied, together with the \textit{divide and conquer} approach for complex dataflow network, as summarized in the flowchart in Fig. 6. The operating frequency requirement is first defined, then for each actor in the
network, it is synthesized to RTL (using XST, Synplify, etc.) to obtain the maximum operating frequency and the action that dominates the combinatorial critical path (critical action). If the maximum frequency obtained meets the frequency requirement, then no further action is necessary. However, if the frequency requirement is not met, then the critical action is extracted and sent for a 2-stage pipeline synthesis and optimization. This process is repeated until all actors in the network meets the minimum frequency requirement. Since an actor is an independent entity that is interconnected only by FIFO buffers, the overall system frequency is given by the worst-case frequency obtained among all actors in the network.

The pipeline synthesis and optimization tool aims to synthesize actors with a single-action into k-parts as equally as possible in terms of the required length of the combinatorial path using minimum pipeline registers. It first generates the asap and alap schedules for the action based on the operator-input, operator-output, and operator-precedence relations. From this, operator mobility is determined and operators are arranged in order of mobility [18]. This is then used in the coloring algorithm that generates all possible (and valid) pipeline schedules based on the operator conflict and nonconflict relations. For each pipeline schedule, total register width is estimated, and the least among all the generated pipeline schedules is taken as the optimal solution, which is finally used to generate pipelined CAL actors.

VI. RESULTS

The CAL dataflow specification of the MPEG-4 AVC/H.264 decoder has been synthesized to both SW and HW for implementation. In order to improve the performance of Decoder\textsubscript{Y} and Decoder\textsubscript{UN} for up to real-time HD720p, these components have been analyzed and refactored using the methodology and techniques described in the present paper.

The list of actors and/or actions refactoring is summarized in Table IV and Table V. Refactoring for latency is performed for 11 iterations on the component Decoder\textsubscript{Y}. At each iteration, Modelsim hardware simulator is used to evaluate the resulting latency. Overall, a latency reduction by a factor of about 6 is achieved compared to the original design. As for pipelining, the list of actors and actions that would continuously appear in the combinatorial critical path is determined (this is found by synthesizing the generated RTL description to Xilinx Virtex-5 FPGA using the XST synthesizer). For example in Decoder\textsubscript{Y}, four actors and actions would continuously appear in such path after several iterations of pipelining. The final worst-case frequency of 114MHz has been obtained for this component, and together with the best-case latency of 1054 clock cycles per macroblock, results in 30fps HD720p video decoding throughput.

<table>
<thead>
<tr>
<th>Actor(s)</th>
<th>Refactoring type</th>
<th>Decoder\textsubscript{Y} latency (c.c./MB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>picture_buffer\textsubscript{y}</td>
<td>data-packing, storage-elimination</td>
<td>5981</td>
</tr>
<tr>
<td>half_quarter_interpolation\textsubscript{y}</td>
<td>data-parallelism(2x)</td>
<td>3483</td>
</tr>
<tr>
<td>half_quarter_interpolation\textsubscript{y}</td>
<td>data-parallelism(3x)</td>
<td>2857</td>
</tr>
<tr>
<td>interp_reorder\textsubscript{y}, add_pix_sat, demux_parser_info</td>
<td>data-parallelism(4x)</td>
<td>2407</td>
</tr>
<tr>
<td>deblocking_filter</td>
<td>storage-elimination</td>
<td>1797</td>
</tr>
<tr>
<td>picture_buffer\textsubscript{y}, deblocking_filter</td>
<td>data-parallelism(4x)</td>
<td>1613</td>
</tr>
<tr>
<td>interp_reorder\textsubscript{y}</td>
<td>data-packing</td>
<td>1449</td>
</tr>
<tr>
<td>half_quarter_interpolation\textsubscript{y}</td>
<td>task-parallelism(2x)</td>
<td>1358</td>
</tr>
<tr>
<td>half_quarter_interpolation\textsubscript{y}</td>
<td>task-parallelism(3x)</td>
<td>1257</td>
</tr>
<tr>
<td>half_quarter_interpolation\textsubscript{y}</td>
<td>task-parallelism(4x)</td>
<td>1195</td>
</tr>
<tr>
<td>half_quarter_interpolation\textsubscript{y}</td>
<td>task-parallelism(5x)</td>
<td>1054</td>
</tr>
</tbody>
</table>
TABLE V. LIST OF ACTORS AND ACTIONS THAT APPEAR IN THE COMBINATORIAL CRITICAL PATH FOR Decoder_Y, Decoder_U/V, AND THE FULL DECODER. ALSO SHOWN ARE THE INITIAL AND NEW FREQUENCY AFTER THE APPLICATION OF DATAFLOW PIPELINING. Decoder_Y AND Decoder_U/V ARE REFACTORED TO ACHIEVE THE REQUIRED FREQUENCY FOR REAL-TIME HD720p, WHILE THE FULL DECODER CAN ONLY ACHIEVE FREQUENCY OF UP TO 40.3 MHZ DUE TO LONG ROUTING DELAY IN THE SERIAL BITSTREAM PARSER.

<table>
<thead>
<tr>
<th>Component</th>
<th>Actor(s)</th>
<th>Action(s)</th>
<th>Initial freq. (MHz)</th>
<th>New freq. (MHz)</th>
<th># of pipeline stages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Decoder_Y</td>
<td>half_quarter_interpolation</td>
<td>getPixVal, done</td>
<td>63.6</td>
<td>136.2</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>picture_buffer_Y</td>
<td>writeData_done, done</td>
<td>70.5</td>
<td>137.3</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>idcl_scaler</td>
<td>read_coeff, done</td>
<td>76.9</td>
<td>114.1</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>intrapred_luma16x16</td>
<td>write_mode, done</td>
<td>56.1</td>
<td>116.8</td>
<td>7</td>
</tr>
<tr>
<td>Decoder_U/V</td>
<td>bilinear_interpolation</td>
<td>process</td>
<td>77.1</td>
<td>135.3</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>picture_buffer_u/v</td>
<td>writeData_done, done</td>
<td>70.5</td>
<td>137.3</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>idcl_scaler</td>
<td>read_coeff, done</td>
<td>76.9</td>
<td>114.1</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>intrapred_chroma</td>
<td>write_mode, done</td>
<td>72.1</td>
<td>118.9</td>
<td>5</td>
</tr>
<tr>
<td>Full MPEG-4 AVC/H.264 decoder</td>
<td>syn_parser</td>
<td>Sps_nb_adaptive_frame_field_flag, MB_layer_qp_delta</td>
<td>28.7</td>
<td>40.3</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>mvlx_reconstr</td>
<td>SubMvLX_LaunchMxN, MvLX_LaunchMxN</td>
<td>33.3</td>
<td>42.8</td>
<td>4</td>
</tr>
</tbody>
</table>

Fig. 7. Full MPEG-4 AVC/H.264 decoder implementation space exploration. ▲ are latency refactoring design points for the Decoder_Y component, while ▼ are frequency refactoring design points on the full decoder. The design achieves throughput of up to real-time CIF, but saturates at around 300 CIF fps.

For hardware only implementation of the full decoder, it is currently possible to achieve throughput of up to real-time CIF when refactoring for latency is performed on Decoder_Y, and refactoring for frequency is performed on the full decoder, as shown in Fig. 7. The original design utilizes close to 450,000 average slice, which would require three of the largest available FPGA of the family. Further refactoring shows significant increase in performance with minor additional slice in terms of percentage. However, the design saturates at roughly 200 QCIF fps due to the bottleneck in the bitstream parser. As a result, further refactoring on the Decoder_Y component does not yield any gain on the overall decoder.

For software only implementation of the full decoder, Table I shows that only up to real-time QCIF can be achieved on a general purpose computer, but the serial bitstream parser can go up to 2300 QCIF fps. Therefore, for our heterogeneous software/hardware implementation, the bitstream parser is implemented on a general purpose computer, while the main decoding part (Decoder_Y and Decoder_U/V) on FPGA. The space exploration for the Decoder_Y component is shown in Fig. 8. Real-time QCIF implementation can be achieved with a reduced frequency of the original design at 20MHz, while real-time CIF and 4CIF implementations can be achieved from two Pareto points, one dominated by resource and the other by frequency (labeled in Fig. 8). The real-time HD720p implementation is achieved using the design point with the most resource (∼130k slice) and the highest operating frequency (114MHz). Compared to the original design, this point represents a throughput improvement of roughly 36x with an increase in frequency and slice by 6x and 4x respectively.

Table VI provides comparison of the present work to other implementations of the MPEG-4 AVC/H.264 in literature. This work results in similar throughput to an FPGA implementation from FastVDO [19] and lags behind to an ASIC implementation from coreEL [20]. Compared to designs using synthesizable systemC [21] and co-designs using C and Verilog [22], [23], the present work outperforms all these works in terms of performance, but uses more resource.

VII. CONCLUSION

The main contribution of this work is on several new methodologies and techniques to perform design space exploration of complex signal processing systems implemented using CAL dataflow programming. First, dataflow program
profiling tool has been applied to a complex MPEG-4 decoder, and based on these results, several refactoring techniques have been applied to improve design performance by 1) reducing the system latency and 2) increasing the operating frequency on the critical parts of the design. The appropriate combinations of the refactoring techniques have been used to explore the design space for multiple criteria, including throughput, resource, and frequency. The exploration has also been performed for HW only, and HW/SW heterogeneous implementations of the MPEG-4 decoder, with throughput range from real-time QCIF to HD resolution. The techniques presented here are generic enough to be implemented on any DSP systems, and certainly would help in quickly designing and implementing high performance future video codecs. In fact, one of our current works is to implement and optimize the emerging HEVC/H.265 video coding standard.

Despite these promising results using dataflow programming, the main limitation is found to be the amount of resource. The highest throughput design where Decoder_Y and Decoder_U/V are implemented on hardware just about fit the largest available Virtex-5 family FPGA. For low throughput QCIF resolution requirement, the present work utilizes almost 2x more resource, although at a significantly lower operating frequency. Work is currently ongoing to reduce the required resource by optimizing the buffer interconnections and memory usage.

REFERENCES


### TABLE VI. COMPARISON TO SIMILAR WORKS IN LITERATURE FOR THE IMPLEMENTATION OF MPEG-4 AVC/H.264 DECODER.

<table>
<thead>
<tr>
<th>Platform</th>
<th>Language/tools</th>
<th>Frequency (MHz)</th>
<th>Throughput</th>
<th>Area/slice</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>CAL</td>
<td>2300/114</td>
<td>720p HD, 30fps</td>
<td>195940</td>
</tr>
<tr>
<td>[19]</td>
<td>FPGA</td>
<td>115</td>
<td>720p HD, 30fps</td>
<td>N/A</td>
</tr>
<tr>
<td>[20]</td>
<td>ASIC</td>
<td>N/A</td>
<td>1080p FHD, 25fps</td>
<td>N/A</td>
</tr>
<tr>
<td>[21]</td>
<td>FPGA</td>
<td>110</td>
<td>QCIF, 30fps</td>
<td>46,513</td>
</tr>
<tr>
<td>[22]</td>
<td>RISC+FPGA</td>
<td>150/50</td>
<td>QCIF, 20fps</td>
<td>N/A</td>
</tr>
<tr>
<td>[23]</td>
<td>ARM+FPGA</td>
<td>140/10</td>
<td>QCIF, 7.4fps</td>
<td>N/A</td>
</tr>
</tbody>
</table>