Conference paper

Design Space of Twin Gate Junctionless Vertical Slit Field Effect Transistors

In this work, we present the technological constrains and limitations in the design of ultra-thin body Junctionless Vertical Slit Field Effect Transistor (JL VeSFET). A design space involving the intrinsic off-current, the sub-threshold swing, and the drain induced barrier lowering is investigated with respect to the technological parameters. This work could serve as a guideline for technology optimization and design of JL VeSFETs.


  • There is no available fulltext. Please contact the lab or the authors.

Related material