English
Français
Search
Browse Collections
Help
English
Français
login
login
Home
> >
Vertically Stacked Double Gate Nanowires FETs with Controllable Polarity: From Devices to Regular ASICs
> Access to Fulltext
Information
Usage statistics
Files
Vertically Stacked Double Gate Nanowires FETs with[...]
-
Gaillardon, Pierre-Emmanuel
et al
main
file(s):
06.2_4
version 1
06.2_4.PDF
[2.21 MB]
27 Jan 2018, 13:54
n/a
n/a