Threshold voltage in Tunnel FETs: physical definition, extraction, scaling and impact on IC design

This work reports on the physical definition and extraction of threshold voltage in Tunnel FETs based on numerical simulation data. It is shown that the Tunnel FET has the outstanding property of having two threshold voltages: one in terms of gate voltage, V-TG, and one in terms of drain voltage, V-TD. These threshold voltages can be physically defined based on the saturation of the barrier width narrowing with respect to V-G or V-D. The extractions of V-TG and V-TD are performed based on the transconductance change method in the double gate Tunnel FET with a high-k dielectric, and a systematic comparison with the constant current method is reported. The effect of gate length scaling on these threshold voltages, current, conductance characteristics, g(m)/I-D and g(m)/g(ds) of the Tunnel FET is investigated for the first time.

Published in:
Essderc 2007: Proceedings Of The 37Th European Solid-State Device Research Conference, 299-302
Presented at:
37th European Solid-State Device Research Conference, Munich, GERMANY, Sep 11-13, 2007
Piscataway, NJ, Ieee Service Center

 Record created 2012-07-04, last modified 2018-01-28

Rate this document:

Rate this document:
(Not yet reviewed)