


# Standard-Cell Based Memories (SCMs): from Sub-VT to Error-Resilient Systems

Pascal Meinerzhagen, EPFL, Switzerland; Advisor: Andreas Burg, EPFL, Switzerland; Co-Advisor: Joachim Rodrigues, Lund University, Sweden


## Motivation & Research Overview



SCMs guarantee functionality in any system from reliable sub-VT to error-resilient high-performance, at any supply voltage


Simplified design flow compared to SRAM

- Fine-granular organizations
- Generic description, any desired size
- Modifications at design time
- Portability (unless custom cells)
- Automatic placement, no power routing



## Best-Practice SCM Implementations

SCM building blocks



Architectural comparison results true for different


- technology nodes,
- fabs, and
- library providers [4]

Write logic

Clock gates (b): smaller and less power than enable flip-flops (a)

Read logic

- Above-VT
  - Multiplexers (c): smaller, faster, and less power than tri-state buffers
- Sub-VT
  - Tri-state buffers (d): less leakage (energy) than multiplexers




Array of storage cells

- Latch arrays smaller than FF arrays, but longer write-address setup time

## Reliable Sub-VT SCMs


Sub-VT compilation and characterization flow [6]

- Above-VT synthesis, STA, and power analysis
- Analytical sub-VT model [7]
- ✓ Ideal for quick design-space exploration




Leakage is dominant, active energy negligible

- Only smallest SCMs reach EMV in sub-VT domain



SCMs are immediately robust in sub-VT domain [3]


- Write & read failures encountered in 6T SRAM are avoided by standard-cell latch
- Still good hold-SNM at  $V_{DD}=300mV$



Cell customization for low leakage

- Transistor stacking & stretching
- Integrated tri-state output

All dominant leakage contributors are addressed by designing only 1 custom standard-cell



Low-leakage latch Commercial library

Publication	[1]	[2]	[3]	This
Memory Type	SRAM macro	SRAM macro	SCM	SCM
$V_{DDmin}$ [mV]	380	350	300	300
$f_{max}$ [kHz]	475	25	1'000	1'000
Energy [fJ/bit]	65.6	884.4	32.7	15.0
Area [ $\mu m^2/bit$ ]	2.9	4.0	12.5	12.5


SCM w.r.t. SRAM (all work in 65nm)

- Similar  $V_{DDmin}$
- **Faster** → Lower energy
- Larger
- Designing only **1 custom cell**
- **Energy cut into half**


## SCMs for Error-Resilient Systems

System tolerates a few errors in memory

- **Dynamic latches** w.r.t. static latches
  - Smaller
  - Less reliable



SCMs are smaller than SRAM for storage capacities up to 2kb



## Key Points

- Functional in any system, at any voltage
- Synthesizable, any size, no power routing
- Faster than sub-VT SRAM, smaller than 6T SRAM