A Novel Extraction Method and Compact Model for the Steepness Estimation of FDSOI TFET Lateral Junction

There are several techniques for junction profiling available in literature, yet none of them are practically suitable for the accurate determination of the lateral junction steepness in TFET devices, which is the most important parameter influencing TFET performance. In this work, a simple physics-based compact analytical model has been developed for the junction steepness as a function of the doping concentration and the maximum electric field at the junction. Using the underlying physics, we report a novel yet simple method to estimate the lateral junction steepness using only the Id-Vd measurements on a tunnel diode test structure fabricated on the same wafer as the TFET with common process steps. Assuming that doping concentration, Si thin-film thickness, and buried-oxide thickness are known from the fabrication process, this algorithm uses the maximum electric field extracted from the Id-Vd measurements and applies the analytical model to estimate the junction steepness. It has been observed that the estimations based on this method have a maximum deviation of sub-0.2 nm/decade from the actual junction steepness of the investigated devices.

Published in:
IEEE Electron Device Letters, 33, 2, 140-142
Institute of Electrical and Electronics Engineers

 Record created 2011-12-13, last modified 2018-09-13

External link:
Download fulltext
Rate this document:

Rate this document:
(Not yet reviewed)