Flexible Architecture of Ultra-Low-Power Current-Mode Interleaved Successive Approximation Analog-to-Digital Converter forWireless Sensor Networks

A novel 8-bit current mode interleaved successive approximation (SAR) analog-digital converter (ADC) has been proposed. The proposed converter architecture is very flexible. Using two control DC voltages and one reference current, the converter can be tuned to work with different sampling rates, number of bits of resolution, and power consumption levels. Due to its very lowpower consumption and flexibility, the converter is particularly suitable for application in wireless sensor networks. Compared to other solutions presented in the literature, the proposed converter achieves very high figure of merit (FOM) value due to numerous low-power circuit innovations utilized in its design. The circuit has been implemented in CMOS 0.18 μm technology. Minimum energy consumption has been found to be in a 25–250 kS/s range (for clock sampling frequency in a 200 kHz–2MHz range) for a single SAR section with the corresponding power dissipation varying from 220nW to 560nW for 0.55 V power supply.

Published in:
VLSI Design Journal, 2007, 1-13

Note: The status of this file is: EPFL only

 Record created 2011-07-28, last modified 2018-03-17

Download fulltext

Rate this document:

Rate this document:
(Not yet reviewed)