Using 3D integration technology to realize multi-context FPGAs

This paper advocates the use of 3D integration technology to stack a DRAM on top of an FPGA. The DRAM will store future FPGA contexts. A configuration is read from the DRAM into a latch array on the DRAM layer while the FPGA executes; the new configuration is loaded from the latch array into the FPGA in 60ns (5 cycles). The latency between reconfigurations, 8.42μs, is dominated by the time to read data from the DRAM into the latch array. We estimate that the DRAM can cache 289 FPGA contexts.

Published in:
Proceedings of the 19th International Conference on Field-Programmable Logic and Applications
Presented at:
19th International Conference on Field-Programmable Logic and Applications, Prague, Czech Republic, August 31 - September 2
Ieee Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, Nj 08855-1331 Usa

 Record created 2011-04-07, last modified 2018-01-28

Rate this document:

Rate this document:
(Not yet reviewed)