Synthesis of regular computational fabrics with ambipolar CNTFET technology

In this paper, we report on a physical design of regular fabrics with ambipolar CNTFET devices. Three mediumgrain size cells, built with ambipolar CNTFETs with in-field controllable polarities are evaluated. We designed regular layouts using these cells using 32nm technology rules and we performed technology mapping and routing of a set of benchmark circuits. CNTFET-based cells were then compared with an existent configurable cell of similar grain size, the Actel ACT1 logic brick, simulated with a 32nm MOSFET model. We obtained delays about 2× better than those obtained with ACT1 after normalization to the intrinsic technology delay. After technology mapping and routing steps, we report performances about 8× better in terms of area × normalized delay for the CNTFETbased cells over the Actel ACT1 cell.


Published in:
Proceedings of the 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2010)
Presented at:
17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2010), Athens, Greece, December 12-15, 2010
Year:
2010
Laboratories:




 Record created 2010-12-22, last modified 2018-09-25

n/a:
Download fulltext
PDF

Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)