A Low-Noise CMOS Receiver Frontend for MRI

In this paper a novel architecture for an integrated receiver front-end for micro magnetic resonance imaging (micro-MRI) applications is described. While the chip consumes only 9mA supply current (4mA in the LNA and 5mA in the output buffer) from a 33V power supply, it has a measured input referred noise density of only 0.6 nV/root Hz. The receiver consists of a reception coil, an on-chip tuning capacitor, a low-noise amplifier, and a 50 Omega output buffer. The system is designed for operation in a B-0-field of 7 Gamma corresponding to a frequency of 300MHz. It is implemented in a 0.35 mu m CMOS high-voltage process and occupies a chip area of 850 mu m x 500 mu m.


Published in:
2008 Ieee Biomedical Circuits And Systems Conference - Intelligent Biomedical Systems (Biocas), 165-168
Presented at:
IEEE Biomedical Circuits and Systems Conference - Intelligent Biomedical Systems, Baltimore, MD, Nov 20-22, 2008
Year:
2008
Publisher:
Ieee Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, Nj 08855-1331 Usa
Laboratories:




 Record created 2010-11-30, last modified 2018-03-17


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)