Delay Optimum And Area Optimal Mapping Of k-LUT Based FPGA Circuits

The paper presents several improvements to our synthesis platform Xsynth that was developed targeting advanced logic synthesis and technological mapping for k-LUT based FPGAs. Having implemented an efficient exhaustive k-feasible cone generator it was targeted delay optimum mapping and optimal area. Implemented algorithm can use common unit-delay model and, the more general, the edge-delay model. The last model allows arbitrary delay values assignments to each branch of a circuit net. Such arbitrary delay values my reflect estimates of placement and routing delays. Powerful heuristics targeting minimal area (number of used LUTs in the mapped network) allow determinations of delay minimum solutions but having low used area.

Published in:
Control Engineering And Applied Informatics, 11, 43-48

 Record created 2010-11-30, last modified 2018-01-28

Rate this document:

Rate this document:
(Not yet reviewed)