CMOS Current Steering Logic: Toward a matured technique for mixed-mode applications
This paper presents a detailed analysis of the CMOS Current Steering Logic (CSL) technique and compares experimentally its digital switching noise to that of the CMOS static logic. Theoretical analysis of the CSL inverter is developed. More complex gates using this technique are presented. Results are validated by simulations and measurement.
- View record in Web of Science
Times Cited: 2
IEEE 1997 Custom Integrated Circuits Conference
May 05-08, 1997
Santa clara, ca
Record created on 2010-10-21, modified on 2016-08-08