Files

Action Filename Description Size Access License Resource Version
Show more files...

Abstract

A low power, current-mode memory element for analog discrete time iterative decoders is proposed. In the circuit a high-speed power-down mechanism has been implemented that enables a significant increase of the operation speed without increasing the power dissipation. During the power down phase the data stored in the memory is maintained in the capacitor. The proposed memory element works at a sampling frequency of 10 MSps. During the normal operation the memory cell dissipates power of 1.5-?W, while in the standby phase 50-nW.

Details

Actions