A Low-Power Programmable Dynamic Frequency Divider

In this paper, a solution to realize a low-power programmable frequency divider using dynamic logic is proposed. By cascading compact dual-modulus divider slice with recursive feedback mechanisms, any dividing ratio is easily implemented. A 5-stages 0.18 mum CMOS implementation demonstrates a power consumption factor as low as 235 nW/MHz under 1.2 V supply for high dividing ratios.


Published in:
Proc. of the European Solid-State Circ. Conf. (ESSCIRC), 370-373
Year:
2008
Laboratories:




 Record created 2010-06-24, last modified 2018-09-13


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)