A 16-bit, 150-μW, 1-kS/s ADC with hybrid incremental and cyclic conversion scheme

This paper presents the design, realization and characterization of a new hybrid A/D converter based on a combined incremental and cyclic conversion. The proposed implementation offers a configurable resolution, and permits to share the same hardware for the two conversion principles, leading to a compact circuit with only one active element. Integrated into a 0.18-μm CMOS process technology, the ADC features a DNL of -0.8/+1.6 LSB and an INL of -1.2/+1.8 LSB. It provides a 1 kHz sampling frequency while dissipating 150 μW under 1.65 V of voltage supply.


Published in:
Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS 2009)
Presented at:
IEEE International Conference on Electronics, Circuits and Systems (ICECS 2009), Medina, Tunisia, December 13-16, 2009
Year:
2009
Laboratories:


Note: The status of this file is: EPFL only


 Record created 2010-04-26, last modified 2018-03-17

n/a:
Download fulltext
PDF

Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)