A Low Power Current-Mode Binary-Tree WTA / LTA Circuit for Kohonen Neural Networks

A novel current-mode, binary-tree WTA / LTA circuit for application in analog Kohonen neural networks has been presented. In the proposed circuit input currents are first converted to step signals with equal amplitudes and different delays that are proportional to the values of these currents. In the second step these delays are compared using a set of time domain comparators in the binary tree structure that allows to determine either the Min or the Max signal, depending on the configuration. The circuit realized in the TSMC CMOS 0.18 μm process offers a precision of about 99 % at the data rate of 3.5 MSps and energy consumption of about 0.7 pJ per one input signal per cycle.


Published in:
Proceedings of the 16th International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), 201-204
Presented at:
16th International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), Lodz, Poland, June 22-24, 2009
Year:
2009
Publisher:
Technical University of Lodz, Department of Microelectronics & Computer Science
Keywords:
Laboratories:


Note: The status of this file is: EPFL only


 Record created 2010-04-01, last modified 2018-03-17

Publisher's version:
Download fulltext
PDF

Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)