Thermal-Aware Compilation for System-on-Chip Processing Architectures

The development of compiler-based mechanisms to reduce the percentage of hotspots and optimize the thermal profile of large register files has become an important issue. Thermal hotspots have been known to cause severe reliability issues, while the thermal profile of the devices is also related to the leakage power consumption and the cooling cost. In this paper we propose several compilation techniques that, based on an efficient register allocation mechanism, reduce the percentage of hotspots in the register file and uniformly distribute the heat. As a result, the thermal profile and reliability of the device is clearly improved. Simulation results show that the proposed flow achieved 91% reduction of hotspots and 11% reduction of the peak temperature.


Published in:
Proceedings of the 20th ACM Great Lakes Symposium on VLSI (GLSVLSI 2010), 1, 1, 221-226
Presented at:
20th ACM Great Lakes Symposium on VLSI (GLSVLSI), Providence, Rhode Island, USA, May 16-18, 2010
Year:
2010
Publisher:
New York, ACM Press
ISBN:
978-1-4503-0012-4/10/06
Keywords:
Laboratories:




 Record created 2010-03-25, last modified 2018-03-17

n/a:
Download fulltext
PDF

Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)