Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. A 17ps Time-to-digital Converter Implemented in 65nm FPGA Technology
 
conference paper

A 17ps Time-to-digital Converter Implemented in 65nm FPGA Technology

Favi, C.  
•
Charbon, E.  
2009
FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
ISFPGA
  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

isfpga09-cfavi.pdf

Access type

openaccess

Size

164.66 KB

Format

Adobe PDF

Checksum (MD5)

f26c6b92868e47fd0ca81663b05484c2

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés