Home > A 17ps Time-to-digital Converter Implemented in 65nm FPGA Technology
 

A 17ps Time-to-digital Converter Implemented in 65nm FPGA Technology

Favi, C. ; Charbon, E.

Presented at:
ISFPGA, Monterey, 2009
Year:
2009
ISSN:
0368-4466
Keywords:
NCCR-MICS ; NCCR-MICS/CL2
Laboratories:
AQUA

Record appears in:
Scientific production and competences > STI - School of Engineering > IMT - Institute of Microengineering > AQUA - Quantum Architecture Group
Scientific production and competences > I&C - School of Computer and Communication Sciences > MICS - Mobile Information & Communication Systems
Scientific production and competences > MICS - Mobile Information & Communication Systems
Conference Papers
Work produced at EPFL
Published



 Record created 2009-07-13, last modified 2019-08-12

Postprint:
Download fulltext
PDF
Rate this document:

Rate this document:
1
2
3
4
5
 
(Not yet reviewed)