Fingerprinting: Bounding the Soft-Error Detection Latency and Bandwidth

Recent studies have suggested that the soft-error rate in microprocessor logic will become a reliability concern by 2010. This paper proposes an efficient error detection technique, called fingerprinting, that detects differences in execution across a dual modular redundant (DMR) processor pair. Fingerprinting summarizes a processor's execution history in a hash- based signature; differences between two mirrored processors are exposed by comparing their fingerprints. Fingerprinting tightly bounds detection latency and greatly reduces the interprocessor communication bandwidth required for checking. This paper presents a study that evaluates fingerprinting against a range of current approaches to error detection. The result of this study shows that fingerprinting is the only error detection mechanism that simultaneously allows high-error coverage, low error detection bandwidth, and high I/O performance.

Published in:
Proceedings of the Architectural Support for Programming Languages and Operating Systems
Presented at:
Boston, MA, October

 Record created 2009-04-21, last modified 2019-08-12

Download fulltext

Rate this document:

Rate this document:
(Not yet reviewed)