Improving Power-Delay Performance of Ultra Low-Power Subthreshold SCL Circuits
This article presents a technique for improving the power-delay performance of subthreshold source-coupled logic (SCL) circuits. A source follower buffer stage is used at the output of each SCL stage. Analytical results confirmed by measurements in 0.18um CMOS technology show an improvement by a factor of as high as 2.4 in power-delay product (PDP). It is also shown that the proposed technique can be used for implementing high performance subthreshold SCL (STSCL) library cells with more efficiency in terms of power consumption and Si area. An optimized approach for designing library cells is proposed to improve the power efficiency.
- URL: http://ieeexplore.ieee.org/search/srchabstract.jsp?arnumber=4783079&isnumber=4787586&punumber=8920&k2dockey=4783079@ieeejrns&query=%28%28tajalli+a.%29%3Cin%3Eau+%29&pos=1&access=no
Record created on 2008-11-20, modified on 2016-08-08