A Subthreshold SCL Based Pipelined Encoder for Ultra-Low Power 8-bit Folding/Interpolating ADC

The subthreshold MOS source-coupled logic (STSCL) technique is of great interest for designing ultra low power circuits. In this paper we discuss the design of a pipelined encoder for an 8-bit folding and interpolating (F&I) analog-to-digital (ADC) data converter using this technique. The encoder is designed and characterized in a conventional 0.18μm CMOS technology, and it is capable of operating over a wide frequency range (10kHz-50MHz) without the need of resizing the transistors or scaling the voltage levels. The speed and power consumption of the encoder are proportional to the bias currents of the gates. The supply voltage of the circuit can be as low as 350mV.


Publié dans:
Proceedings of NORCHIP, 9-12
Présenté à:
NORCHIP, Tallinn, Estonia, November 17-18
Année
2008
Publisher:
Tallinn, Estonia, NORCHIP
Mots-clefs:
Laboratoires:


Note: Le statut de ce fichier est: Anyone


 Notice créée le 2008-11-10, modifiée le 2020-07-30

n/a:
Télécharger le document
PDF

Évaluer ce document:

Rate this document:
1
2
3
 
(Pas encore évalué)