High Performance Embedded Co-Processor Architecture For CMOS Imaging Systems


Published in:
Proceedings of DASIP07
Presented at:
Workshop on Design and Architectures for Signal and Image Processing, Grenoble (France), November 2007
Year:
2007
Laboratories:




 Record created 2008-04-03, last modified 2018-01-28

External link:
Download fulltext
URL
Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)