

Improving the Power-Delay Product in SCL Circuits Using Source Follower Output Stage

Armin Tajalli, Frank K. Gurkaynak, and Yusuf Leblebici
Microelectronic Systems Lab (LSM)
Ecole Polytechnique Federale de Lausanne (EPFL)
CH-1015 Lausanne, Switzerland
{armin.tajalli, frank.gurkaynak, yusuf.leblebici}@epfl.ch

Massimo Alioto
Information Eng. Dept.
University of Siena
53100 Siena, Italy
malioto@dii.unisi.it

Elizabeth. J. Brauer
Electrical Eng. Dept.
North Arizona Univ.
Flagstaff AZ 86011, USA
elizabeth.brauer@nau.edu

Abstract—This article explores the effect of using source follower buffers (SFB) at the output of source coupled logic (SCL) circuits. This technique can help to improve the power-delay product (PDP) of an SCL gate approximately by a factor of two. The proposed approach has been applied to improve the PDP in sub-threshold SCL circuits that have been developed for ultra-low power applications. Designed in conventional digital 0.18 μm CMOS technology, the proposed SCL gate utilizing SFB at the output achieves a PDP of 0.5fJ/fF/gate while the gate draws 10nA from a 0.6V supply voltage.

I. INTRODUCTION

The demand for implementing ultra-low power complex digital circuits has made the design of logic circuits in sub-threshold regime very attractive for many modern applications. As it is shown in [1]-[4], it is possible to bias the CMOS logic circuits in sub-threshold regime to achieve a very low power consumption. In this approach, it is possible to reduce the power consumption by reducing the supply voltage. However, the supply voltage can not be reduced arbitrarily: noise margin and operational requirements of various logic circuits (such as memory cells, flip flops, etc.) impose a lower limit on the supply voltage and thus on the power consumption of the CMOS logic circuits [1], [2].

On the other hand, in the source coupled logic (SCL) circuits the power consumption is controlled by the tail bias current and the circuit speed is almost independent of the supply voltage. Theoretically, this property can be exploited to reduce the power consumption of SCL-based logic gates to levels below what can be achieved with CMOS logic circuits. However, the design of sub-threshold SCL circuits requires special design techniques to get the desired performance particularly when the bias current of each gate is as low as tens of pico-Amperes [5].

This paper proposes a simple technique to improve the power-delay product of the SCL circuits biased in deep sub-threshold regime. To make the performance of SCL gates comparable to their CMOS counterparts, it is necessary to reduce the PDP of this type of circuits as much as possible. Using more complex logic networks in SCL gates with several stacked differential pairs is one approach to reduce

the PDP.

Section II very briefly describes the design technique applied for implementing sub-threshold SCL circuits. Section III explores the effect of utilizing source follower buffers (SFBs) at the output of SCL gates.

II. SUB-THRESHOLD SCL

SCL circuits are based on a simple operation principle: the tail current I_{SS} is switched between two branches of a differential circuit as illustrated in Fig. 1. The switched current is converted to voltage via the load resistances, creating the necessary logic levels to drive the following logic stages. This conversion is the main speed limiting factor in SCL circuits.

For a given tail bias current I_{SS} , the load resistance depends on the desired output voltage swing, V_{SW} , as $R_L = V_{SW}/I_{SS}$. Therefore, in sub-threshold regime, when the bias current is in nano-Ampere range (or even less), the load resistance would be in the range of hundreds of M Ω which makes the area efficient implementation of this circuit very difficult. Some techniques for implementing very high value resistors in CMOS technology have been reported [6]. However, in the proposed application it is necessary to have a very good control on the resistance value. Meanwhile, the




Fig. 1. A conventional SCL-based buffer stage and the corresponding replica bias circuit

load device should be very small and hence exhibit very low parasitic capacitive loading at the output.

As shown in [5], it is possible to use a pMOS device with the bulk shorted to its drain to implement the proposed load resistance with a very small area. Since in this configuration $V_{BD} = 0V$, the threshold voltage of the device depends on its drain voltage. By reducing the drain voltage of the proposed load device, the absolute value of the threshold voltage of this pMOS device reduces and hence the device current (I_{SD}) increases. Therefore, this technique can be applied to implement the desired load resistance. The resistivity of this pMOS load, which is illustrated in Fig. 2, can be controlled through its gate voltage. The load device can be realized with very small size transistors, reducing the area overhead of the load device significantly. A replica bias circuit, similar to the one shown in Fig. 1, can be used to adjust this voltage and hence set the output voltage swing to the desired value [7].

As the input differential pair transistors are in sub-threshold regime, theoretically the minimum required voltage swing would be: $V_{SW,min} \simeq 4-6U_T$ ($U_T = kT/q$, k is Boltzmann's constant, T is temperature, and q is unit charge). Since all the devices are in sub-threshold regime and also the required voltage swing does not depend on bias current, this circuit can be applied for a very wide tail bias current range without the need for changing the size of devices. Simulations confirmed by measurement show that the proposed sub-threshold SCL circuit is operational for $30pA < I_{SS} < 200nA$ [5]. As the maximum frequency of operation in this type of circuits is proportional to the bias current [7], [8], then based on the maximum required frequency of operation, the circuit power consumption can simply be adjusted by tuning the bias current accordingly.

III. UTILIZING SOURCE FOLLOWER BUFFERS

A. Speed Limitation in SCL Circuits

In [7]-[10] some analytical approaches have been proposed for optimized designing of SCL circuits which can also be applied in sub-threshold SCL circuits. It can be shown that the time constant at the output node (which is the main source for limiting the speed) depends on voltage swing and tail bias current as:

$$\tau_{SCL} = V_{SW} \cdot C_L / I_{SS}. \quad (1)$$

Hence, it is expected that by reducing the tail bias current the speed of operation also reduces. Therefore, to have a better speed for a given tail bias current, output voltage swing (V_{SW}) and load capacitance (C_L) should be minimized. Measurements on D flip flops implemented based on the idea shown in Fig. 2, show that for a reliable operation, V_{SW} can be as low as 150 mV ($\sim 6U_T$). The other possibility is to reduce the loading effect of C_L either by reducing the parasitic capacitances at the output node by physical design, or by inserting a buffer stage at the output.




Fig. 2. Using very high resistivity load resistance to implement sub-threshold SCL circuit




Fig. 3. Adding source follower buffers at the output of an SCL gate to improve the speed of operation (SCL-SFB)

B. Using Source Follower at the Output

The output load capacitance in a complex design is generally due to the interconnections and can be as high as hundreds of fF. In this case, using a simple buffer stage can relax the power-delay tradeoff in the SCL circuits considerably. As illustrated in Fig. 3, in this case the SCL core only drives the input capacitance of the buffer stage which is composed of the gate-drain overlap capacitance and the gate-source contribution (strongly reduced by the Miller effect) of M3; is therefore very low [8].

In Fig. 3, the time constant at the output node would be

$$\tau_{SCL-SF} = C_L / g_{m3}. \quad (2)$$

in which g_{m3} is the transconductance of M3 and since the device is in sub-threshold regime, it can be approximated by: $g_{m3} \simeq I_B / (nU_T)$ (n is the subthreshold slope of M3). Neglecting the delay of SCL core in Fig. 3 (since this stage simply drives the low input capacitance of source follower




Fig. 4. Simulation results: relative delay of the two topologies: $\gamma_{Delay} = t_{Delay,SCL}/t_{Delay,SCL-SFB}$, ($I_{SS} = 10nA$)




Fig. 5. Simulation results: relative rise time of the two topologies: $\gamma_{Rise} = t_{Rise,SCL}/t_{Rise,SCL-SFB}$, ($I_{SS} = 10nA$)

buffer), then

$$\gamma_{\tau} = \tau_{SCL}/\tau_{SCL-SFB} = V_{SW}I_B/(nU_T I_{SS}). \quad (3)$$

Assuming that $V_{SW} = 6U_T$ and $I_B = I_{SS}$, then $\gamma_{\tau} \approx 4.62$ which means that the time constant at the output node improves by a factor of 4.62. In this case, the power-delay product improves by a factor of less than 4.62, since the total bias current of SCL-SFB is $I_{DD,SCL-SFB} = 2 \cdot I_B + I_{SS,C} > 2 \cdot I_{SS}$. Therefore,

$$\gamma_{PDP} = PDP_{SCL}/PDP_{SCL-SFB} \approx 2.3 \quad (4)$$

Meanwhile, it should be mentioned that the time constant calculated in (2) is based on small signal model for devices. In large signal operation, when the gate of SFB increases and sources some current to the output load, this equation remains valid. However, when the gate voltage goes down and the current source of I_B should discharge the load capacitance, then the output node will slew down by a slope of I_B/C_L . This means that when the rise time improves considerably by adding SFB, for falling transition on the output M3 will be cutoff, and the output load will be discharged by I_B .

To have a fair comparison, let's assume that the power consumption in both topologies is equal, i.e., both have the same supply voltage V_{DD} , and

$$I_{SS} = 2 \cdot I_B + I_{SS,C} \quad (5)$$

$$\gamma_I = I_{SS,C}/(2 \cdot I_B). \quad (6)$$

then it is possible to compare the delay of these two topologies for the same bias current level and for different γ_I values. Here, γ_I represents the ratio of the current that is consumed in the core of SCL gate compared to the total bias current of source followers. When the load capacitance is high, then the time constant at the output node is dominant and it is preferred to have a small γ_I value. On the other hand, if the load capacitance is small, a large γ_I value (close to 0.5) would be preferred to have optimum total settling time.




Fig. 6. Simulation results: relative fall time of the two topologies: $\gamma_{Fall} = t_{Fall,SCL}/t_{Fall,SCL-SFB}$, ($I_{SS} = 10nA$)

Figures 4-6 show the simulation results for the proposed topologies. In this figure γ_{Delay} , γ_{Rise} , and γ_{Fall} indicate the ratio of the delay, rise time, and fall time of the topology shown in Fig. 2 (i.e. SCL) to the corresponding values of the topology shown in Fig. 3 (i.e. SCL-SFB).

The delay time of these two topologies have been compared in Fig. 4. As can be seen in this plot, the delay improves by a factor of about two for high values of the load capacitance ($C_L > 100fF$). This means that the SCL-SFB topology can achieve a PDP two times better than a simple SCL topology when $C_L > 30fF$.

As illustrated in Fig. 5, the SCL-SFB topology shows better rise time when the load capacitance gets large. The cross point in this figure is $20fF < C_L < 90fF$. For the 180nm process used in this comparison, this loading capacitance corresponds to the parasitic capacitance of an interconnection of $\sim 20-100 \mu m$. Considering the




Fig. 7. Transient simulation results: output waveforms (top) and supply current (bottom) for an SCL-SFB topology ($I_{SS} = 10nA$)




Fig. 8. Oscillation frequency of 10-stage ring oscillators designed based on SCL and SCL-SFB topologies ($I_{SS}=10nA$)

interconnection distance, it is possible to argue that in a practical design, the load capacitance will always exceed this limit ($20\mu m$ or $C_L > 20fF$ for the 180nm process used in this comparison). This means that using SCL-SFB can help to reduce the rise time, considerably. Figure 6 compares the fall time of these two topologies. As explained in Section III-B, there is not a big difference between the fall times in these two topologies. For falling edge, M3 turns off and the load capacitance will be discharged by the bias current I_B .

Fig. 7 shows the transient simulation results. While this circuit shows a very fast rising edge at the output, the fall time is relatively slow and the output waveform is asymmetric. The fast rise time, as shown in Fig. 7, has been achieved at the cost of current spikes at each rising edge. This current is almost equal to $I_{Peak} \simeq g_{m3} \cdot V_{SW}$ which is $I_{Peak} \simeq 5 \cdot I_B$ assuming $V_{SW} = 200mV$.

Figure 8 shows the operation frequency of two ring oscilla-

tors designed based on the proposed logic topologies. As can be seen, the oscillation frequency of the SCL-SFB topology is much higher in high C_L values, as it was expected. Based on Fig. 8 it is possible to calculate the PDP of the two topologies. The normalized PDP for a simple SCL gate is close to $1fJ/fF$ (normalized to the load capacitance C_L), while an SCL-SFB topology shows a PDP of $0.5fJ/fF/gate$ in high C_L values, about two times less than simple SCL gates.

IV. CONCLUSION

We propose to use source follower buffers at the output of source coupled logic (SCL) circuits to improve the power-delay product (PDP). Using this technique, the PDP for SCL circuits can be improved by a factor of two, as shown by analytical examination and confirmed by detailed circuit level simulations. As an example, this technique has been applied to design ultra-low power SCL gates biased in subthreshold regime. The simulations show that the proposed circuit designed in $0.18\mu m$ digital CMOS technology, can reduce the PDP and achieve a PDP in the order of $0.5fJ/fF/gate$.

ACKNOWLEDGMENT

The authors would like to thank B. Rey and M. Mercaldi for their valuable help in this work.

REFERENCES

- [1] B. H. Calhoun, A. Wang, and A. Chandrakasan, "Modeling and sizing for minimum energy operation in subthreshold circuits," *IEEE J. Solid-State Circuits*, vol. 40, no. 9, pp. 1778-1786, Sep. 2005.
- [2] B. H. Calhoun, and A. Chandrakasan, "Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering," *IEEE J. Solid-State Circuits*, vol. 41, no. 1, pp. 238-245, Jan. 2006.
- [3] R. Amiratharajah, and A. Chandrakasan, "A micropower programmable DSP using approximate signal processing based on distributed arithmetic," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 337-347, Feb. 2004.
- [4] H. Soeleman, K. Roy, and B. C. Paul, "Robust subthreshold logic for ultra-low power operation," *IEEE Trans. Very Large Scale Integ. (VLSI) Syst.*, vol. 9, no. 1, pp. 90-99, Sep. 2001.
- [5] A. Tajalli, E. Vittoz, Y. Leblebici, and E. J. Brauer, "Ultra low power subthreshold MOS current mode logic circuits using a novel load device concept," in *Proc. of Eur. Solid-State Cir. Conf. (ESSCIRC)*, Munich, Germany, Sep. 2007, pp. 281-284.
- [6] R.R. Harrison, and et al., "A low-power integrated circuit for a wireless 100-electrode neural recording system," *IEEE J. Solid-State Circuits*, vol. 42, no. 1, pp. 123-133, Jan. 2007.
- [7] S. Badel and Y. Leblebici, "Breaking the power-delay tradeoff: design of low-power high-speed MOS current-mode logic circuits operating with reduced supply voltage," in *Proc. of IEEE Int. Symp. on Circ. and Syst. (ISCAS)*, pp. 1871-1874, May 2007.
- [8] M. Alioto, and G. Palumbo, "Design strategies for source coupled logic gates," *IEEE Trans. on Circ. and Syst.-I: Fundamental Theory and Application*, vol. 50, no. 5, pp. 640-654, May 2003.
- [9] M. Alioto, G. Palumbo, *Model and Design of Bipolar and MOS Current-Mode Logic (CML, ECL and SCL Digital Circuits)*, New York: Springer, 2005.
- [10] M. Alioto, G. Palumbo, "Power-aware design techniques for nanometer MOS current-mode logic gates: a design framework," *IEEE Circ. and Syst. Magazine*, vol. 6, no. 4, pp. 40-59, 2006.