Reduced Order Models of Integrated RF Spiral Inductors with Geometrical and Technological Automatic Parameterization

Abhishek Garg, Ranjit Gharpurey[†], Edoardo Charbon

Processor Architecture Laboratory, Ecole Polytechnique Federale de Lausanne,
1015, Lausanne, Switzerland.

[†] Department of EECS, University of Michigan at Ann Arbor, MI 48109, USA.

abishek.garg, edoardo.charbon@epfl.ch, ranjitg@eeecs.umich.edu

ABSTRACT

In this paper a method is presented for automatically generating a parameterized model of integrated inductors accounting for geometry and substrate effects. A multiparameter Krylov-subspace based moment matching method is used to reduce the three-dimensional integral equations describing the EM behavior of the inductor over the substrate. Parameterization enables optimization of geometry and substrate technology simultaneously.

1. INTRODUCTION

Integrated radio-frequency (RF) transceivers operating at frequencies of a few hundred megahertz up to a few tens of gigahertz often include one or more planar inductors. Accurate modeling of such components is key to quick design cycles and overall shorter time-to-market. Accurate inductor parameterization can be an effective tool to perform a number of optimizations at circuit and layout levels, thus ensuring higher overall robustness and better yields.

Analytical expressions fully characterizing spiral inductors of the type used in ICs are difficult to obtain. The reasons are in the complexity of the EM interactions between the various subcomponents of the inductor and in their nonlinear dependence from geometrical and electrical parameters. Therefore a full numerical solution of Maxwell's equations for the 3D inductor geometry is generally the method of choice. The main limitation of this approach, in addition to its computational complexity, is a lack of flexibility, since a full solution of the equation is required with even minimal variations of geometrical and/or technological parameters. However, design explorations, what-if analyses, and yield optimization often require hundreds or thousands of such parameter combinations.

An alternative to the fully numerical approach is the generation of parameterized reduced-order models. This approach has been proposed before for interconnect delay estimation [2],[3],[10] and RF parasitics [13]. More recently, automated methods for the generation of reduced order models targeting integrated spiral inductors have been proposed [1]. The core of the approach is Krylov-subspace based moment-matching method that reduces the integral equation describing the 3D EM behavior of the inductor. While it accounts for distributed capacitance, skin depth, and inductive cross-coupling, this method intentionally¹ ignores substrate-induced parasitic effects, such as capacitive coupled noise, Eddy currents, etc. Other researchers have addressed these issues [9],[11].

¹ The reason for this choice was reportedly computational tractability.

The technique proposed in [9] enables modeling the substrate effects, but the inability to construct a parameterized system of equations in [9] restricts its application to only small design space exploration. The complete simulation of RF inductor for small changes in physical dimensions makes it less attractive for large design space exploration.

In this paper, we propose a substrate-aware Krylov-subspace based moment matching method for inductor model parameterization. The method automatically performs standard multiparameter moment matching for the reduction of the integral equations describing the inductor. The substrate region underlying the inductor is accurately modeled using integral equation based Boundary Element Method (BEM). We provide a technique for merging the circuit resulting from substrate mesh with the Partial Element Equivalent Circuit (PEEC) of the inductor and show how the resulting circuit can be solved using existing techniques [1] for parameterization and model order reduction.

The paper is organized as follows. In section 2, we describe the model order reduction scheme for RF spiral inductors. In section 3, a technique is given for computation of substrate parasitics. In section 4, we describe how we include substrate noise in the PEEC formulation for spiral inductors. Finally in section 5, we give the experimental results to support the suitability of our model.

2. Modeling RF Inductors

A spiral inductor can be represented as set of conductors connected to each other back-to-back to form a polygonal structure. Inside each conductor, the current density and charge concentration can be modeled by the following system [5,6] of integral equations:

$$\frac{J(r)}{\sigma} + j\omega \frac{1}{4\pi} \int_V \frac{J(r')}{|r - r'|} dr' = -\nabla \phi, \quad (1)$$

$$\frac{1}{4\pi\epsilon} \int_S \frac{\rho(r')}{|r - r'|} dr' = \phi(r'), \quad (2)$$

$$\nabla \cdot J(r) = 0 \quad (3)$$

$$\hat{n} \cdot J(r) = j\omega \rho(r) \quad (4)$$

In the above equations, J is the unknown current distribution, ρ is the unknown surface charge distribution. σ is the conductivity of conductor and μ and ϵ are the free space permeability and permittivity respectively. ϕ is the potential function at point defined by vector ' r ', ω is the angular frequency of operation. V and S are the Volume and surface area respectively.

The first step towards solving this set of equations for J and ρ is the discretization. Since the length of conductors is large as compared to width and depth of the conductors, we can use the PEEC formulation to discretize the conductors. To model the current flows, the conductors are divided into filaments of rectangular cross-sections, such that the current inside each filament can be assumed to be parallel to the surface. To model the charge accumulation on the surface of conductors, the surface is divided into small 2D rectangular equi-potential panels. Dividing each conductor of the spiral inductor into filaments and panels, we obtain the circuit as shown in figure 1(a).

Fig 1(a) : Break up of spiral inductor into filaments

Fig 1(b) : PEEC circuit for Spiral Inductor

The resulting PEEC is shown in figure 1(b). It can be solved using the mesh based analysis given in [4]. The analysis, leads to the set of linear equations which can be represented in the matrix form as:

$$\begin{bmatrix} Z_{mf} & Z_{mfs} & 0 & 0 \\ Z_{mfs}^T & Z_{ms} & 0 & M_{ps} \\ 0 & 0 & 0 & M_p \\ 0 & -pM_{ps}^T & -pM_p^T & sI \end{bmatrix} \begin{bmatrix} I_m^f \\ I_m^s \\ I_m^p \\ V_b^p \end{bmatrix} = \begin{bmatrix} V_s^f \\ V_s^s \\ V_s^p \\ 0 \end{bmatrix} \quad (5)$$

$$Zx = Bu \quad (6)$$

In equation (5), $Z(i,j)$ stands for the impedance in mesh i due to current in mesh j .

In equation (6), Z is the impedance matrix of the circuit, state vector x represents the internal state of the circuit, u is the voltage

source vector and matrix B is the incidence matrix of these voltage sources on different meshes in the network. Once we have the equations in the form of (6), a parameterization and model order reduction as described in [1,2] is used to obtain the set of equations (7) and (8):

$$(s_0 V^T Z_0 V + s_1 V^T Z_1 V + \dots + s_p V^T Z_p V) \hat{x} = V^T Bu \quad (7)$$

$$y = B^T V \hat{x} \quad (8)$$

where, V is the projection matrix of size $n \times m$ ($m \ll n$) and $\hat{x}$ is the reduced state space. Vector y gives the current flowing through the voltage source in the inductor. In (7), s_i 's are the parameters used for parameterizing the system and p is the number of parameters in the system. The projection matrix, V is generated using the krylov subspace method, the details of which can be found in [2].

Once this reduced set of equations has been obtained, different configurations of inductors can be tried by changing the values of the parameters. Every time the parameters are changed, few simple scalar-matrix multiplications and matrix-matrix addition operations are required. Finally matrix inversion is performed in (7) to obtain the reduced state vector. Due to the small space projection, this inversion is not a computationally expensive operation.

The reduced state vector obtained from (7) is then used in (8) to compute the current flowing through the voltage source. The imaginary part of the current gives the inductance of the spiral, L_{ind} and the ratio of imaginary and real part yields quality factor Q as in equations (9) – (11).

$$Z_{ind} = \frac{V_{src}}{y} \quad (9)$$

$$L_{ind} = \frac{\text{Im}(Z_{ind})}{\omega} \quad (10)$$

$$Q = \frac{\omega L_{ind}}{R_{ind}} = \frac{\text{Im}(Z_{ind})}{\text{Re}(Z_{ind})} \quad (11)$$

3. Modeling Substrate in the RF Inductors

In this section, we describe how the substrate parasitics are computed in our simulator. A Green Function based FFT technique is given in [8,9] for modeling substrate parasitics. In this approach, the substrate resistive problem is solved using an equivalent dielectric problem. In the resistive problem, the parasitics consist of resistors and relate the voltage on a contact and its current. While in the dielectric case, the parasitics are conductors and relate contact potentials to contact charges. The Green Function relates the potential on one contact to the charge induced on the neighboring contacts by equation (12). By considering all combinations on N contact problem, we obtain a $N \times N$ matrix relating the vector of potentials (Φ) on various contacts to charge vector Q , by equation (13). Matrix C in (13) is known as the coefficient of induction matrix. Its inverse is called coefficient of potential matrix. From the coefficient of induction matrix, we can compute the capacitance between two contacts using equations (14) and (15).

Fig 2: Substrate parasitics

Finally the problem is again transformed into the equivalent resistive problem giving the substrate resistance between two contacts and resistance between the contact and ground using equation (16).

$$\phi(r) = \int_V \rho(r') G(r, r') d^3 r' \quad (12)$$

$$[Q] = [c][\phi] \quad (13)$$

$$C_{ij} = -c_{ij} \quad (14)$$

$$C_{ig} = c_{ii} + \left(\sum_{j=1}^N c_{ij} \right) \quad (15)$$

$$R_{ij} = \frac{1}{C_{ij}} \quad (16)$$

Figure 2 shows a simple two contact configuration and the result of the result of the system of equations (12) through (16). We use the same technique to extract the resistive mesh underlying the inductor, which is then integrated in the PEEC formulation to yield the complete inductance model. The parameterization and model reduction is then performed on the combined circuit equation to obtain a substrate-aware reduced order equation.

4. The Algorithm

In this section we propose a technique to combine a substrate contacts resistive mesh with the PEEC mesh of the inductor.

The algorithm works as follows. First, the inductor is divided into filaments and panels. The filaments having the same coordinates in the direction of flow of current are grouped into sections. The lower surface of each section is projected on the substrate (figure 3). This projection determines the substrate contacts that are modeled separately using the Green function based FFT technique. The resistance to ground and inter-contact resistance in absence of current flowing inductor on the top is computed in this way. The resistive mesh obtained from the discretization of the inductor. The complete model is then parameterized and reduced using a technique that will be explained in detail in section 5.

Discretization

The conductors forming a spiral should be discretized to properly take into account the skin and edge effects of the current. Due to skin effects, the current flow lines are distorted near the edges. In addition there is charge crowding near the surface. To model these two effects, the discretization near the surface and edge is more dense than the discretization deep inside the surface of conductor. In our simulator, we give the designer complete freedom to choose the pattern of discretization.

Each conductor has to be divided into sections along its length. Each section is sub-divided into filaments of same length as section but width and depth may vary to properly account for skin and edge effects.

The surfaces of the filaments forming the outer surface of the inductor are the panels. The lower surface of each section is mirrored on the substrate to give equivalent substrate contacts (figure 3). The discretization is performed only once per inductor. All the sub-divisions are yielded as needed by the PEEC model.

Fig 3: Spiral mapping on the substrate

Substrate Resistive Mesh

The resistive mesh of the substrate contacts is computed using the technique described in section 3.

Since, each contact corresponds to one section of the inductor, we can represent the combined circuit as shown in figure 4. 6 types of meshes exists:

- Meshes that only have filaments (with current loop I_m^f).
- Meshes with both panels and filaments (I_m^p).
- Meshes with filament and contact-to-contact substrate resistance (I_m^s).
- Meshes with contact-to-contact and contact-to-ground resistances (I_m^{sg}).
- Meshes with only contact-to-contact substrate resistances (I_m^c).
- Meshes that only have panels (I_m^p).

We then write the mesh equations for all the meshes to obtain the system of equations (17)-(18). The first six rows of (17) correspond to the meshes listed above in (a)-(f). The 7th row gives the potential conservation across panels in each section. The last row defines the potential drop across the coupling capacitances between the inductors and the substrate.

Fig4: Combined substrate parasitic and spiral PEEC network

$$\begin{bmatrix}
Z_m^f & Z_m^{fp} & Z_m^{fp} & 0 & 0 & 0 & 0 & 0 \\
Z_m^{fp^T} & Z_m^p & Z_m^{fp} & 0 & 0 & 0 & M^{ps} & 0 \\
Z_m^{fp^T} & Z_m^p & Z_m^{fp} + Z_m^{fs} & -Z_m^{gs} & -Z_m^{fs} & 0 & 0 & M^{cs} \\
0 & 0 & -Z_m^{fs^T} & Z_m^g & Z_m^{fs} & 0 & 0 & 0 \\
0 & 0 & -Z_m^{fs^T} & Z_m^{fs^T} & Z_m^s & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & M^p & 0 \\
0 & -pM^{ps^T} & 0 & 0 & 0 & -pM^{p^T} & sI & 0 \\
0 & 0 & -p_c M^{c^T} & 0 & 0 & 0 & 0 & sI
\end{bmatrix}
\begin{bmatrix}
I_m^f \\
I_m^{fp} \\
I_m^{fs} \\
I_m^{sg} \\
I_m^s \\
I_m^p \\
V_b^p \\
V_b^c
\end{bmatrix}
=
\begin{bmatrix}
V_b^f \\
V_b^{fp} \\
V_b^{fs} \\
V_b^{sg} \\
V_b^s \\
V_b^p \\
0 \\
0
\end{bmatrix} \quad (17)$$

$$sLx = -Rx + BV_{src} \quad (18)$$

In equation (17), Z terms are the impedance in the respective meshes. p^* 's are the coefficient of potential matrices relating the charge to potential on panels and are computed using equation (19). p_c is the coefficient of potential matrix for the coupling capacitance between the inductor and the substrate and is computed using equation (20).

$$P_{ij} = \frac{1}{A_j 4\pi\epsilon_0} \int_{p_j} \frac{1}{\|r_{p_i} - r'\|} dV' \quad (19)$$

$$P_c^{ij} = \begin{cases} \frac{1}{C_i} & \text{if } i = j \\ 0 & \text{else} \end{cases} \quad (20)$$

The Z terms in the inductor network consist of inductors and resistances, the values of which are computed using equations (21) and (22) respectively.

$$L_{ij} = \frac{1}{4\pi a_i a_j} \int_{V_i} \int_{V_j} \frac{1_i 1_j}{\|r - r'\|} dV' dV \quad (21)$$

$$R_{ii} = \frac{l_i}{\sigma a_i} \quad (22)$$

The Z terms in the substrate networks only have a resistive component, which is computed using the substrate simulator.

By separating out the terms multiplying with s in (17) we obtain the equation (18). In this equation L and R give the imaginary and real part of the impedances of the circuit given in figure 4.

Parameterization and Model Reduction

We show now how we can parameterize equation (18). Since L and R matrices in (18) are the function of width of the conductor (W) and the separation between turns (d), we can parameterize these two matrices in terms of W and d .

The first step towards parameterization, is selecting the basis functions for expanding the L and R matrices. We will exploit least square estimation, so we select the following as the basis functions:

$$l, W, d, W^2, Wd, d^2$$

Expanding L and R we get the following estimator:

$$L(W, d) \approx L_{0,0} + WL_{1,0} + dL_{0,1} + W^2L_{2,0} + WdL_{1,1} + d^2L_{0,2} \quad (23)$$

$$R(W, d) \approx R_{0,0} + WR_{1,0} + dR_{0,1} + W^2R_{2,0} + WdR_{1,1} + d^2R_{0,2} \quad (24)$$

$L_{i,j}$ and $R_{i,j}$ in equations (23) and (24) are computed using the least-square estimation. We choose few sample points, say 8, in our case and then estimate $L_{i,j}$'s using equation (25).

$$\begin{bmatrix}
1 & W_1 & d_1 & W_1^2 & W_1 d_1 & d_1^2 \\
1 & W_2 & d_2 & W_2^2 & W_2 d_2 & d_2^2 \\
1 & W_3 & d_3 & W_3^2 & W_3 d_3 & d_3^2 \\
1 & W_4 & d_4 & W_4^2 & W_4 d_4 & d_4^2 \\
1 & W_5 & d_5 & W_5^2 & W_5 d_5 & d_5^2 \\
1 & W_6 & d_6 & W_6^2 & W_6 d_6 & d_6^2 \\
1 & W_7 & d_7 & W_7^2 & W_7 d_7 & d_7^2 \\
1 & W_8 & d_8 & W_8^2 & W_8 d_8 & d_8^2
\end{bmatrix}
\begin{bmatrix}
L_{0,0}^{i,j} \\
L_{1,0}^{i,j} \\
L_{0,1}^{i,j} \\
L_{2,0}^{i,j} \\
L_{1,1}^{i,j} \\
L_{0,2}^{i,j}
\end{bmatrix}
=
\begin{bmatrix}
L_{1,j}^{i,j} \\
L_{2,j}^{i,j} \\
L_{3,j}^{i,j} \\
L_{4,j}^{i,j} \\
L_{5,j}^{i,j} \\
L_{6,j}^{i,j} \\
L_{7,j}^{i,j} \\
L_{8,j}^{i,j}
\end{bmatrix} \quad (25)$$

Making a Taylor series expansion of equation (18) around an expansion point s_0 , and using the parameters of L and R in equation (23) and (24), we get the following 12 new parameters:

$$\begin{aligned}
E_0 &= s_0 L_{0,0} + R_{0,0} \\
s_1 &= W & E_1 &= s_0 L_{1,0} + R_{1,0} \\
s_2 &= d & E_2 &= s_0 L_{0,1} + R_{0,1} \\
s_3 &= W^2 & E_3 &= s_0 L_{2,0} + R_{2,0} \\
s_4 &= Wd & E_4 &= s_0 L_{1,1} + R_{1,1} \\
s_5 &= d^2 & E_5 &= s_0 L_{0,2} + R_{0,2} \\
s_6 &= s & E_6 &= s_0 L_{0,0} \\
s_7 &= sW & E_7 &= s_0 L_{0,1} \\
s_8 &= W & E_8 &= s_0 L_{1,0} \\
s_9 &= sW^2 & E_9 &= s_0 L_{2,0} \\
s_{10} &= sWd & E_{10} &= s_0 L_{1,1} \\
s_{11} &= sd^2 & E_{11} &= s_0 L_{0,2}
\end{aligned}$$

In the above equations $s(=j\omega)$ is the frequency of operation. Substituting these equations in (18), we obtain the final equation as:

$$(s_0 E_0 + s_1 E_1 + \dots + s_{11} E_{11})x = BV_{src} \quad (26)$$

Applying the model reduction to this equation as described in [2], equation (18) can be re-written as equation (7). The projection matrix V in (7) is computed so as to span the krylov subspace in equation (27).

$$F_{k_2, \dots, k_p}^m(M_{1, \dots, M_p}) = \begin{cases} 0 & \text{if } k_i \notin \{0, 1, \dots, m\} i = 2, \dots, p \\ 0 & \text{if } k_2 + \dots + k_p \notin \{0, 1, \dots, m\} \\ I & \text{if } m = 0 \\ M_1 F_{k_2, \dots, k_p}^{m-1}(M_{1, \dots, M_p}) + M_2 F_{k_2-1, \dots, k_p}^{m-1}(M_{1, \dots, M_p}) + \dots + M_p F_{k_2, \dots, k_{p-1}}^{m-1}(M_{1, \dots, M_p}) & \text{otherwise} \end{cases} \quad (30)$$

$$\text{colspan}(V) = \text{span} \left\{ \bigcup_{m=0}^{m_q} \bigcup_{k_2=0}^{m-(k_p+\dots+k_3)} \dots \bigcup_{k_p=0}^m F_{k_2, \dots, k_p}^m(M_{1, \dots, M_p}) b \right\} \quad (27)$$

$$b = E_0^{-1} B \quad (28)$$

$$M_i = E_0^{-1} E_i \quad (29)$$

In equation (27), m_q is the number of moments to be matched and 'F' is computed using equation (30). With reduced model order equation in (7), we can get the real and imaginary components of current flowing through the inductor for each configuration of variables s , W and d . The inductance and quality factor is then computed using the equations (9), (10) and (11).

5. Results

The 0.18 μm six-metal CMOS technology is used for simulating the RF Inductors. The substrate is 400 μm deep with the resistivity of approx 10 $\Omega\cdot\text{cm}$. The spiral thickness is 2 μm , and the oxide thickness between the spiral and the substrate is approximately 7.5 μm .

We choose the following 6 points (W, d) for interpolation:

$$(5, 5), (5, 6), (5, 7), \\ (15, 5), (15, 6), (15, 7)$$

In figure 6 are plotted the inductances for 2.5 turns spiral with thickness of 14.5 μm and separation varying from 2 μm to 6 μm . The bounding box for the spiral is 240x240 μm fabricated on 1x1x0.4 mm substrate. Figure 7 plots the spiral with varying number of turns. The figure 5 compares the simulated data for 2 turns spiral with and without the substrate. Figure 8 plots the measurements in [12] for 2.5 turns, 14.5 μm width and 2 μm separation spiral in the same technology as used for other results in this paper. The inductance measurements match well with our simulations. The discrepancy between the Q's is due to the lack of model for the via resistance. This has limited impact on inductance while it is important for evaluating Q.

The runtime for computation can be divided into three tasks:

- Computation of substrate resistances.
- Computation of Reduced Modeled Equations.
- Computation of Inductance and Quality Factor from reduced equations.

The tasks (a) and (b) are repeated for every configuration of inductors and chip. Once the reduced equations are computed, different width, separation and frequency of operation can be modeled in task (c). Every iteration of task (c) takes few milliseconds. The task (b) takes the maximum computation time in the simulator and the CPU time for this task goes from 20 (1.5 turns) minutes to 1 hour (2.5 turns). Since, only the task (c) lies in the optimization loop of the design flow, we are not much bothered about the CPU time of task (a) and task (b). Hence, the parameterization leads to significant speedup of design optimization cycle.

6. Conclusions

In this paper we have presented the technique for substrate-aware parameterization of spiral inductors. We first provide the discretization technique for inductors, which is favorable for the substrate noise computation. Then, we describe how these substrate parasitics can be included in the PEEC. Finally the parameterization and model reduction techniques are described for the resulting circuit. Simple least-square estimation techniques are used for parameterization, with sample points randomly selected. The suitability of the model is demonstrated through examples and comparisons to measurements. The impact of substrate parasitics is also shown through comparisons. The accuracy of the model can be improved by selecting the sample points based on more scientific approach like Chebyshev's approximation technique. The model proposed in this paper works best for high resistivity substrate, because the eddy current effects are not yet addressed in the modeling technique.

7. ACKNOWLEDGMENTS

The project was entirely supported by grant of the Swiss National Science Foundation – Grant Nr.: 620-066110. The authors would also like to thank Luca Daniel for useful discussions on model reduction algorithms.

Figure 5: Simulated Inductance and Quality Factor for 2 turns, 14.5 μm width, with and without substrate noise

Figure 6: Simulated Inductance and Quality Factor for 2.5 turns, 14.5 μm width and 2 μm separation

Figure 7: Inductance and Quality Factor for 14.5 μm width and 2 μm separation width,

8. REFERENCES

- [1] L. Daniel and J. K. White, "Automatic Generation of Geometrically Parameterized Reduced Order Models for Integrated Spiral RF-Inductors", Proc. IEEE BMAS, October 2003.
- [2] L. Daniel et al., "A Multiparameter Moment-Matching Model-Reduction Approach for Generating Geometrically Parameterized Interconnect Performance Models", Trans. on CAD of Integrated Circuits and Systems, Vol. CAD-23, pp. 678-693, May 2004.
- [3] Y. Liu, L. T. Pileggi, and A. Strojwas, "Model Order-Reduction of RCL Interconnect Including Variational Analysis", Proc. ACM/IEEE DAC, pp. 201-206, June 1999.
- [4] M. Kamon, "Fast Parasitic Extraction and Simulation of Three-dimensional Interconnect via Quasistatic Analysis", PhD thesis, Massachusetts Institute of Technology, Cambridge, MA, January 1998.
- [5] A. E. Ruehli, Equivalent circuit models for three dimensional multiconductor systems. IEEE Trans. on Microwave Theory and Techniques, vol. 22, pp. 216-221, March 1974.
- [6] M. Kamon, N. Marques, and J. K. White. FastPep: a fast parasitic extraction program for complex three-dimensional geometries. In Proc. of the IEEE/ACM ICCAD, San Jose, CA, November 1997.
- [7] M. Kamon, M. J. Tsuk, and J. K. White. FASTHENRY: A multipole-accelerated 3-D inductance extraction program. IEEE Trans. on Microwave Theory and Techniques, vol. 42, pp. 1750-8, September 1994.
- [8] R. Gharpurey and R.G. Meyer, "Modeling and Analysis of Substrate Coupling in Integrated Circuits", JSSC, Vol. 31, No. 3, pp. 344-353, March 1996.
- [9] A. M. Niknejad and R. G. Meyer, "Analysis, design, and optimization of spiral inductors and transformers for Si RF IC's," IEEE J. Solid-State Circuits, vol. 33, pp. 1470-1481, Oct. 1998.
- [10] M. Chou and J.K. White, "Efficient Formulation and Model-Order Reduction for the Transient Simulation of Three-dimensional VLSI Interconnect," IEEE Trans. on Computer-Aided Design, December 1997, vol.16, no. 12, pp. 1454-1476.
- [11] Y. Massoud and J. White, "Simulation and Modeling of the Effect of Substrate Conductivity on Coupling Inductance and Circuit Crosstalk," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 1, No. 3, pp. 286-291, June 2002.
- [12] J. Gil and H. Shin, "A Simple Wide-Band On-Chip Inductor Model for Silicon-Based RF IC's". IEEE Trans. on Microwave Theory and Techniques, Vol. 51, No. 9, September 2003.
- [13] U. Choudhury et al., "An analytical-model generator for interconnect capacitances," in Proc. IEEE CICC, 1991.

Figure 8: Measured Inductance and Quality for 14.5 μm width and 2 μm sep. Courtesy [12]