Analytical Modelling of Single Electron Transistor (SET) for Hybrid CMOS-SET Analog IC Design


Published in:
IEEE Transactions on Electron Device , 51, 11, 1772-1782
Year:
2004
Other identifiers:
Laboratories:




 Record created 2007-10-10, last modified 2018-03-17


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)