Double gate tunnel FET with ultrathin silicon body and high-k dielectric


Published in:
Proceedings of the 36th European Solid-State Devices Research Conference, 383-386
Presented at:
ESSDERC 2006
Year:
2006
Laboratories:




 Record created 2007-05-16, last modified 2018-08-14


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)