Double gate tunnel FET with ultrathin silicon body and high-k dielectric", Proceedings of the 36th European Solid-State Devices Research Conference


Published in:
ESSDERC 2006, 383-386
Year:
2006
Laboratories:




 Record created 2007-05-16, last modified 2018-03-17


Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)