Conference paper

On-chip transient stability simulator, 104 times faster than real time

This paper suggests several approaches for determining the transient stability of a power network by using an analog VLSI chip for simulating the system behavior. The main advantages of using this method are the much shorter computation time and lower complexity compared to the existing methods that are based on numerical calculations or discrete analog emulators


  • There is no available fulltext. Please contact the lab or the authors.

Related material