Presentation / Talk

Full wafer integration of NEMS on CMOS by nanostencil lithography

Wafer scale nanostencil lithography is used to define 200 nm scale mechanically resonating silicon cantilevers monolithically integrated into CMOS circuits. We demonstrate the simultaneous patterning of  2000 nanodevices by post-processing standard CMOS wafers using one single metal evaporation, pattern transfer to silicon and subsequent etch of the sacrificial layer. Resonance frequencies around 1.5 MHz were measured in air and vacuum and tuned by applying dc voltages of 10V and 1V respectively.


    • LMIS1-PRESENTATION-2007-001

    Record created on 2007-02-08, modified on 2017-05-10


  • There is no available fulltext. Please contact the lab or the authors.

Related material