000100055 001__ 100055
000100055 005__ 20190316233932.0
000100055 037__ $$aCONF
000100055 245__ $$aDiseño de redes en chip de propósito específico con información de rutado físico
000100055 269__ $$a2006
000100055 260__ $$c2006
000100055 336__ $$aConference Papers
000100055 520__ $$aThe equivalent English title: "Design of Custom Networks-on-Chip with Physical Layout Information" Abstract translated into English: Due to the growing demand of communication between processors and memory devices in Systems-on-Chip (SoCs), recently the new NoC paradigm has been proposed for SoCs. In order to enable the use of NoCs as a feasible choice for the semiconductor industry, it is required to design custom NoCs for each type of application that we want to execute in the SoCs. In this paper we present a new methodology to design custom NoCs, which takes into consideration the physical layout information for the NoC links and the location in the system of the final SoC components when the topology definition process takes place. This enables detecting and eliminating possible time violations and correctly estimating the dissipated power in the interconnection system. This new design flow defines and instantiates in a completely automated way the synthesizable VHDL code for custom NoCs, including at the same different mechanisms to avoid the different types of routing deadlocks. Our results with several complex NoC-based systems prove that the final physical design of the NoC topology can be performed in less than 4 hours, instead of weeks that used to take. Also, this methodology achieves average gainsclose to 3x in power consumption and 2x in performance (enabling working frequencies of 900 MHz) with respect to the possible manual alternatives of mesh-based NoCs, Clos, etc.
000100055 700__ $$0240268$$g169199$$aAtienza, David
000100055 700__ $$0242414$$g171633$$aMurali, Srinivasan
000100055 700__ $$0241996$$g169841$$aAngiolini, Federico
000100055 700__ $$0243773$$g171049$$aBenini, Luca
000100055 700__ $$aDe Micheli, Giovanni$$0240269$$g167918
000100055 700__ $$aMendias, José M.
000100055 700__ $$aHermida, Roman
000100055 7112_ $$dSeptember 2006$$cAlbacete, Spain$$aXVII Jornadas de Parelelismo
000100055 773__ $$tProceedings of XVII Jornadas de Parelelismo$$q597-602
000100055 8564_ $$uhttps://infoscience.epfl.ch/record/100055/files/jornParal2006-DavidAtienza.pdf$$zn/a$$s1055421$$yn/a
000100055 909C0 $$xU11140$$0252283$$pLSI1
000100055 909C0 $$0252050$$pESL$$xU11977
000100055 909CO $$qGLOBAL_SET$$pconf$$pSTI$$pIC$$ooai:infoscience.tind.io:100055
000100055 917Z8 $$x112915
000100055 937__ $$aEPFL-CONF-100055
000100055 973__ $$rREVIEWED$$sPUBLISHED$$aEPFL
000100055 980__ $$aCONF