Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Thermal-Aware Compilation for System-on-Chip Processing Architectures
 
conference paper

Thermal-Aware Compilation for System-on-Chip Processing Architectures

Sabry Aly, Mohamed M.  
•
Rodrigo, Ayala
•
Luis, José
Show more
2010
Proceedings of the 20th ACM Great Lakes Symposium on VLSI (GLSVLSI 2010)
20th ACM Great Lakes Symposium on VLSI (GLSVLSI)

The development of compiler-based mechanisms to reduce the percentage of hotspots and optimize the thermal profile of large register files has become an important issue. Thermal hotspots have been known to cause severe reliability issues, while the thermal profile of the devices is also related to the leakage power consumption and the cooling cost. In this paper we propose several compilation techniques that, based on an efficient register allocation mechanism, reduce the percentage of hotspots in the register file and uniformly distribute the heat. As a result, the thermal profile and reliability of the device is clearly improved. Simulation results show that the proposed flow achieved 91% reduction of hotspots and 11% reduction of the peak temperature.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

GLSVLSI2010-p221_226.pdf

Access type

openaccess

Size

483.62 KB

Format

Adobe PDF

Checksum (MD5)

8ab7a56068c4f9700a08089d541e2cb2

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés