Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. 645 V quasi-vertical GaN power transistors on silicon substrates
 
conference paper

645 V quasi-vertical GaN power transistors on silicon substrates

Liu, Chao  
•
Khadar, Riyaz Abdul
•
Matioli, Elison
May 13, 2018
2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD)
30th IEEE International Symposium on Power Semiconductor Devices and ICs (ISPSD)

In this paper, we present GaN-on-Si vertical transistors consisting of a 6.7 pm thick n-p-n heterostructure grown on 6-inch silicon substrates by MOCVD. The fabricated vertical trench gate MOSFETs exhibited E-mode operation with a threshold voltage of 3.3 V and an on/off ratio of over 108. A specific on-resistance of 6.8 mSL"cm2 and a high off-state breakdown voltage of 645 V were achieved. These results show the great potential of the GaN-on-Si platform for the next generation of cost-effective power electronics.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

C.Liu et al., ISPSD proceeding 2.pdf

Access type

openaccess

Size

833.01 KB

Format

Adobe PDF

Checksum (MD5)

faba27165adf304325c34e2ee60e3c52

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés