Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Graphene negative differential resistance (GNDR) circuit with enhanced performance at room temperature
 
conference paper

Graphene negative differential resistance (GNDR) circuit with enhanced performance at room temperature

Sharma, Pankaj  
•
Bernard, Laurent Syavoch  
•
Bazigos, Antonios  
Show more
2015
Device Research Conference (DRC), 2015 73rd Annual
Device Research Conference (DRC), 2015 73rd Annual

We propose and experimentally demonstrate a novel circuit based on graphene FETs (GFETs) showing excellent negative differential resistance (NDR) characteristics at room temperature. The proposed GNDR circuit exploits a closed loop connection of 1-GFET with a 2-GFET inverter, being highly scalable. The circuit is demonstrated using large-area chemical vapor deposition grown graphene and no doping step, which makes it compatible with silicon-based circuits. It exhibits improved peak-to-valley current ratio (PVCR), higher NDR level and wider voltage range over which NDR is valid, as compared to any previous graphene NDR. The NDR is uniquely tunable with the supply voltage as well as with back bias voltage. We show that PVCR of up to 2 can be achieved. In comparison to other NDR technologies, the graphene NDR has a high peak-current-density of the order of 1 mA/μm, which offers opportunities for designing circuits with high current drive. © 2015 IEEE.

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/DRC.2015.7175676
Author(s)
Sharma, Pankaj  
Bernard, Laurent Syavoch  
Bazigos, Antonios  
Magrez, Arnaud  
Ionescu, Adrian Mihai  
Date Issued

2015

Publisher

IEEE

Published in
Device Research Conference (DRC), 2015 73rd Annual
Start page

267

End page

268

Subjects

Electrical resistance measurement

•

Graphene

•

Inverters

•

Logic gates

•

Voltage control

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LNNME  
LPMC  
NANOLAB  
Event nameEvent placeEvent date
Device Research Conference (DRC), 2015 73rd Annual

Columbus, OH, USA

June 21-24, 2015

Available on Infoscience
August 10, 2015
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/116893
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés