Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Hardware Implementation of Neural Self-Interference Cancellation
 
Loading...
Thumbnail Image
research article

Hardware Implementation of Neural Self-Interference Cancellation

Kurzo, Yann  
•
Kristensen, Andreas Toftegaard  
•
Burg, Andreas  
Show more
June 1, 2020
Ieee Journal On Emerging And Selected Topics In Circuits And Systems

In-band full-duplex systems can transmit and receive information simultaneously and on the same frequency band. However, due to the strong self-interference caused by the transmitter to its own receiver, the use of non-linear digital self-interference cancellation is essential. In this work, we describe a hardware architecture for a neural network-based non-linear self-interference (SI) canceller and we compare it with our own hardware implementation of a conventional polynomial based SI canceller. Our results show that, for the same SI cancellation performance, the neural network canceller has an 8.1x smaller area and requires 7.7x less power than the polynomial canceller. Moreover, the neural network canceller can achieve 7 dB more SI cancellation while still being 1.2x smaller than the polynomial canceller and only requiring 1.3x more power. These results show that NN-based methods applied to communications are not only useful from a performance perspective, but can also lead to order-of-magnitude implementation complexity reductions.

  • Details
  • Metrics
Type
research article
DOI
10.1109/JETCAS.2020.2992370
Web of Science ID

WOS:000542960600006

Author(s)
Kurzo, Yann  
•
Kristensen, Andreas Toftegaard  
•
Burg, Andreas  
•
Balatsoukas-Stimming, Alexios  
Date Issued

2020-06-01

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC

Published in
Ieee Journal On Emerging And Selected Topics In Circuits And Systems
Volume

10

Issue

2

Start page

204

End page

216

Subjects

Engineering, Electrical & Electronic

•

Engineering

•

wireless communication

•

neural networks (nns)

•

accelerator architectures

•

phase-noise

Note

52nd Asilomar Conference on Signals, Systems, and Computers, Oct 28-Nov 01, 2018, Pacific Grove, CA

Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
TCL  
Available on Infoscience
July 10, 2020
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/169965
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés