Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. A Low-Latency and High-Performance SCL Decoder with Frame-Interleaving
 
conference paper

A Low-Latency and High-Performance SCL Decoder with Frame-Interleaving

Zhang, Leyu
•
Ren, Yuqing  
•
Shen, Yifei  
Show more
2024
Proceedings - IEEE International Symposium on Circuits and Systems
IEEE International Symposium on Circuits and Systems

In this paper, we describe a frame-interleaving hardware architecture for a generalized node-based successive cancellation list (SCL) decoder. By efficiently reusing otherwise idle computational units, two independent frames can be decoded simultaneously, resulting in a significant throughput gain. Based on this new architecture, we also exploit graph ensembles to diversify the decoding, enhancing the error-correcting performance by 0.28 dB and reducing the worst-case latency for serial graph processing by over 32%. Implementation results show that the proposed SCL decoder with frame-interleaving architecture achieves a throughput of 7.15 Gbps and an area efficiency of 37.63 Gbps/mm2, which is 1.56× and 1.11× better than the state-of-the-art node-based SCL decoders.

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/ISCAS58744.2024.10558152
Scopus ID

2-s2.0-85198560700

Author(s)
Zhang, Leyu
•
Ren, Yuqing  
•
Shen, Yifei  
•
Zhou, Wuyang
•
Balatsoukas-Stimming, Alexios
•
Zhang, Chuan
•
Burg, Andreas  
Date Issued

2024

Publisher

Institute of Electrical and Electronics Engineers Inc.

Published in
Proceedings - IEEE International Symposium on Circuits and Systems
ISBN of the book

9798350330991

Subjects

frame-interleaving

•

hardware architecture

•

Polar codes

•

sequence repetition (SR) node

•

successive cancellation list (SCL) decoding

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
TCL  
Event nameEvent acronymEvent placeEvent date
IEEE International Symposium on Circuits and Systems

Singapore, Singapore

2024-05-19 - 2024-05-22

Available on Infoscience
January 26, 2025
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/244586
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés