Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs
 
conference paper

Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs

De Marchi, Michele  
•
Sacchetto, Davide  
•
Frache, Stefano  
Show more
2012
Proceedings of the International Electron Devices Meeting (IEDM)
International Electron Devices Meeting (IEDM)

We fabricated and characterized ambipolar Silicon Nanowire (SiNW) FET transistors featuring two independent Gate-All-Around (GAA) electrodes and vertically stacked SiNW channels. One of the gate electrodes is exploited to dynamically select the polarity of the devices (n or p-type). Measurement results on silicon show Ion/Ioff > 106 and S≈64mV/dec (70mV/dec) for p-type and n-type operation in the same device. We show that XOR operation is embedded in the device characteristic, and we implement for the first time a fully functional 2-transistor XOR gate to demonstrate the potential of this technology for logic circuit design.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

S08P04.pdf

Access type

openaccess

Size

1.35 MB

Format

Adobe PDF

Checksum (MD5)

a416035035e1fa961244caeeceabeac3

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés