Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. The Inherent Cost of Remembering Consistently
 
conference paper

The Inherent Cost of Remembering Consistently

Cohen, Nachshon  
•
Guerraoui, Rachid  
•
Zablotchi, Mihail Igor  
Fineman, Jeremy
2018
SPAA '18: Proceedings of the 30th on Symposium on Parallelism in Algorithms and Architectures
30th ACM Symposium on Parallelism in Algorithms and Architectures

Non-volatile memory (NVM) promises fast, byte-addressable and durable storage, with raw access latencies in the same order of magnitude as DRAM. But in order to take advantage of the durability of NVM, programmers need to design persistent objects which main- tain consistent state across system crashes and restarts. Concurrent implementations of persistent objects typically make heavy use of expensive persistent fence instructions to order NVM accesses, thus negating some of the performance benefits of NVM. This raises the question of the minimal number of persistent fence instructions required to implement a persistent object. We answer this question in the deterministic lock-free case by providing lower and upper bounds on the required number of fence instructions. We obtain our upper bound by presenting a new universal construction that implements durably any object using at most one persistent fence per update operation invoked. Our lower bound states that in the worst case, each process needs to issue at least one persistent fence per update operation invoked.

  • Files
  • Details
  • Metrics
Type
conference paper
DOI
10.1145/3210377.3210400
Author(s)
Cohen, Nachshon  
Guerraoui, Rachid  
Zablotchi, Mihail Igor  
Editors
Fineman, Jeremy
Date Issued

2018

Published in
SPAA '18: Proceedings of the 30th on Symposium on Parallelism in Algorithms and Architectures
Start page

259

End page

269

Subjects

non-volatile memory

•

universal construction

•

lower bound

•

persistent fence

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
DCL  
Event nameEvent placeEvent date
30th ACM Symposium on Parallelism in Algorithms and Architectures

Vienna, Austria

July 16 - 18, 2018

Available on Infoscience
May 31, 2018
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/146681
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés