Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Reversible Pebble Games For Reducing Qubits In Hierarchical Quantum Circuit Synthesis
 
conference paper

Reversible Pebble Games For Reducing Qubits In Hierarchical Quantum Circuit Synthesis

Bhattacharjee, Debjyoti
•
Soeken, Mathias  
•
Dutta, Srijit
Show more
January 1, 2019
2019 Ieee 49Th International Symposium On Multiple-Valued Logic (Ismvl)
49th IEEE International Symposium on Multiple-Valued Logic (ISMVL)

Hierarchical reversible logic synthesis can find quantum circuits for large combinational functions. The price for a better scalability compared to functional synthesis approaches is the requirement for many additional qubits to store temporary results of the hierarchical input representation. However, implementing a quantum circuit with large number of qubits is a major hurdle. In this paper, we demonstrate and establish how reversible pebble games can be used to reduce the number of stored temporary results, thereby reducing the qubit count. Our proposed algorithm can be constrained with number of qubits, which is aimed to meet. Experimental studies show that the qubit count can be significantly reduced (by up to 63.2%) compared to the slate-of-the-art algorithms, at the cost of additional gate count.

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/ISMVL.2019.00026
Web of Science ID

WOS:000484992100018

Author(s)
Bhattacharjee, Debjyoti
Soeken, Mathias  
Dutta, Srijit
Chattopadhyay, Anupam
De Micheli, Giovanni  
Date Issued

2019-01-01

Publisher

IEEE

Publisher place

New York

Published in
2019 Ieee 49Th International Symposium On Multiple-Valued Logic (Ismvl)
ISBN of the book

978-1-7281-0092-0

Series title/Series vol.

International Symposium on Multiple-Valued Logic

Start page

102

End page

107

Subjects

Engineering, Electrical & Electronic

•

Logic

•

Engineering

•

Science & Technology - Other Topics

•

algorithm

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LSI1  
Event nameEvent placeEvent date
49th IEEE International Symposium on Multiple-Valued Logic (ISMVL)

Fredericton, CANADA

May 21-23, 2019

Available on Infoscience
September 26, 2019
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/161575
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés