Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Quantum Dots Array on Ultra-Thin SOI Nanowires with Ferromagnetic Cobalt Barrier Gates for Enhanced Spin Qubit Control
 
conference paper

Quantum Dots Array on Ultra-Thin SOI Nanowires with Ferromagnetic Cobalt Barrier Gates for Enhanced Spin Qubit Control

Bersano, Fabio  
•
Aldeghi, Michele
•
Collette, Eloi  
Show more
June 11, 2023
2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)
2023 IEEE Symposium on VLSI Technology and Circuits

In this work we propose and demonstrate the integration of ferromagnetic nanosized cobalt barrier gates in quantum dots arrays on ultra-thin fully-depleted Silicon-On-Insulator (SOI) nanowires. This innovative structure enhances both driving and addressability, while minimizing decoherence fields for electron spin qubits. Charge noise spectra show sub-1e−6e^2/Hz values at 1 Hz, demonstrating a low noise impact from Cogates. Our double dot experimental data show stable quantum confinement at 10 mK and full multi-gate FET functionality. Based on calibrated magnetic simulations, we investigate and discuss the advantages of exploiting simultaneously electrical and ferromagnetic properties of gates. The record small achieved dot-magnet distance is in the range of 5 to 12 nm, with a footprint of the magnetic gates of 30x70 nm^2 on dots area, the smallest reported to date on a qubit structure, with a Rabi frequency of 282 MHz and qubit addressability of 1.069 GHz. This novel architecture paves the way to large-scale integration of qubits arrays with unprecedented magnetic control.

  • Details
  • Metrics
Type
conference paper
DOI
10.23919/VLSITechnologyandCir57934.2023.10185278
Author(s)
Bersano, Fabio  
Aldeghi, Michele
Collette, Eloi  
Ghini, Michele  
Palma, Franco De  
Oppliger, Fabian  
Scarlino, Pasquale  
Braakman, Floris
Poggio, Martino
Riel, Heike  
Show more
Date Issued

2023-06-11

Publisher

IEEE

Published in
2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)
Published in
2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)
Start page

1

End page

2

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
NANOLAB  
Event nameEvent acronymEvent placeEvent date
2023 IEEE Symposium on VLSI Technology and Circuits

VLSI Symposium 2023

Kyoto, Japan

2023-06-11 - 2023-06-16

FunderFunding(s)Grant NumberGrant URL

U.S. National Science Foundation

NCCR SPIN (phase I)(180604)

180604

Available on Infoscience
January 6, 2025
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/242531
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés