Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. A Single-chip 2048x1080 Resolution 32fps 380mW Trinocular Disparity Estimation Processor in 28nm CMOS Technology
 
conference paper

A Single-chip 2048x1080 Resolution 32fps 380mW Trinocular Disparity Estimation Processor in 28nm CMOS Technology

Narinx, Jonathan  
•
Demirci, Tugba  
•
Akin, Abdulkadir  
Show more
2017
Proceedings of the 2017 Symposium on VLSI Circuits
2017 Symposium on VLSI Circuits

This paper presents a single-chip trinocular disparity estimation processor, capable of computing in real-time up to 2048×1080 resolution depth maps at 32fps with up to 256-pixel disparity range using two/three CMOS camera sensors. The most important feature of the presented design is that the chip is based on a trinocular adaptive window matching process that requires very limited on-chip memory, and completely avoids the usage of any external memory. Moreover, it provides the highest reported disparity range capability at the lowest power consumption and highest frame rate, while computing high quality disparity results. It features a stream-in/out interface to be easily integrated in existing vision systems, without additional overhead, and offers a dynamically scalable tradeoff between throughput, resolution and disparity range. The single-chip is fabricated in 28nm CMOS technology, has a die area of 5.96mm2 and a power consumption of 380mW at 300MHz clock frequency.

  • Details
  • Metrics
Type
conference paper
DOI
10.23919/VLSIC.2017.8008489
Author(s)
Narinx, Jonathan  
Demirci, Tugba  
Akin, Abdulkadir  
Leblebici, Yusuf  
Date Issued

2017

Published in
Proceedings of the 2017 Symposium on VLSI Circuits
ISBN of the book

978-4-86348-614-0

Subjects

Trinocular Disparity Estimation

•

Stereo Matching

•

ASIC

•

Real-time

•

2K resolution

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LSM  
Event nameEvent placeEvent date
2017 Symposium on VLSI Circuits

Kyoto, Japan

June 5-8, 2017

Available on Infoscience
March 30, 2017
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/136153
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés