Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Synthesizing Hardware from Dataflow Programs
 
research article

Synthesizing Hardware from Dataflow Programs

Janneck, Jörn W.
•
Miller, Ian D.
•
Parlour, David B.
Show more
2011
Journal of Signal Processing Systems

The MPEG Reconfigurable Video Coding working group is developing a new library-based process for building the reference codecs of future MPEG standards, which is based on dataflow and uses an actor language called Cal. The paper presents a code generator producing RTL targeting FPGAs for Cal, outlines its structure, and demonstrates its performance on an MPEG-4 Simple Profile decoder. The resulting implementation is smaller and faster than a comparable RTL reference design, and the second half of the paper discusses some of the reasons for this counter-intuitive result.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

JSPS_CAL2HDL.pdf

Access type

openaccess

Size

429.03 KB

Format

Adobe PDF

Checksum (MD5)

fa08da5a555b6e71eb028bde5dc1c866

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés