Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. FPRESSO: Enabling Express Transistor-Level Exploration of FPGA Architectures
 
conference paper

FPRESSO: Enabling Express Transistor-Level Exploration of FPGA Architectures

Zgheib, Grace  
•
Lortkipanidze, Manana  
•
Owaida, Muhsen
Show more
2016
FPGA '16: Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
  • Details
  • Metrics
Type
conference paper
DOI
10.1145/2847263.2847280
Author(s)
Zgheib, Grace  
Lortkipanidze, Manana  
Owaida, Muhsen
Novo, David  
Ienne, Paolo  
Date Issued

2016

Published in
FPGA '16: Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
Start page

80

End page

89

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LAP  
Available on Infoscience
January 20, 2023
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/194135
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés