Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Design of Completion Detection Circuits for Self-timed Systems Operating in Subthreshold Regime
 
conference paper

Design of Completion Detection Circuits for Self-timed Systems Operating in Subthreshold Regime

Akgun, Omer Can  
•
Leblebici, Yusuf  
•
Vittoz, Eric A.  
2007
Proceedings of 3rd IEEE Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)
3rd IEEE Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)

In this paper implementation of a novel completion detection method for self-timed, asynchronous subthreshold circuits is presented. By employing the self-timed operation principle, substantial speed gains in the operation of the asynchronous pipelines can be realized. The completion detection system is very simple, consisting of a sensor transistor, a very basic AC-coupled amplifier and a monostable multivibrator. The proposed method can be easily integrated into the CMOS design flow. The advantages of the proposed completion detection system is shown through simulations on an 8-bit ripple carry adder in a standard 0.18µm CMOS process operating at 400mV supply voltage.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

prime07_akgun.pdf

Access type

openaccess

Size

549.75 KB

Format

Adobe PDF

Checksum (MD5)

bcabde16ab34887cc39ca56363cb48e6

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés