Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Simulation of High-Performance Memory Allocators
 
research article

Simulation of High-Performance Memory Allocators

Risco-Martin, Jose Luis
•
Colmenar, Jose M.
•
Atienza Alonso, David  
Show more
2011
Microprocessors and Microsystems

This study presents a single-core and a multi-core processor architecture for health monitoring systems where slow biosignal events and highly parallel computations exist. The single-core architecture is composed of a processing core (PC), an instruction memory (IM) and a data memory (DM), while the multi-core architecture consists of PCs, individual IMs for each core, a shared DM and an interconnection crossbar between the cores and the DM. These architectures are compared with respect to power vs. performance trade-offs for a multi-lead electrocardiogram signal conditioning application exploiting near threshold computing. The results show that the multi-core solution consumes 66%less power for high computation requirements (50.1 MOps/s), whereas 10.4% more power for low computation needs (681 kOps/s).

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

2011MicPro_RiscoColmenarAtienzaHidalgo.pdf

Type

Publisher's Version

Version

Published version

Access type

openaccess

Size

1.27 MB

Format

Adobe PDF

Checksum (MD5)

5695bc0d1f21d100418396d7927f381b

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés