Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Improving the Power-Delay Product in SCL Circuits Using Source Follower Output Stage
 
Loading...
Thumbnail Image
conference paper

Improving the Power-Delay Product in SCL Circuits Using Source Follower Output Stage

Tajalli, Armin  
•
Gurkaynak, Frank K.
•
Leblebici, Yusuf  
Show more
2008
Proceedings of the International Symposum on Circuits and Systems (ISCAS)
International Symposum on Circuits and Systems (ISCAS)

This article explores the effect of using source follower buffers (SFB) at the output of source coupled logic (SCL) circuits. This technique can help to improve the power-delay product (PDP) in an SCL gate by a factor close to two. The proposed approach has been applied to improve the PDP in sub-threshold SCL circuits that have been developed for ultralow power applications. Designed in conventional digital 0.18um CMOS technology, the proposed SCL gate utilizing SFB at the output achieves a PDP of 0.5fJ/fF/gate while the gate draws 10nA from a 0.6V supply voltage.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

2008_ISCAS_STSCLSFB_Tajalli.pdf

Access type

openaccess

Size

1.76 MB

Format

Adobe PDF

Checksum (MD5)

3d4d7f66bbde77fa7224149bb1ddc947

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés